ChipDocs.org
⌘K
2284 PARTSUpload PDF
ESP8285 (QFN-32-EP(5x5)) — Symbol, Footprint IPC-7351B & 3D STEP Model

ESP8285

ESPRESSIFID: C83901QFN-32-EP(5x5) · 33 Pins · Pitch 0.50mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · ESP8285 (QFN-32-EP(5x5))1VDDA2LNA3VDD3P34VDD3P35VDD_RTC6TOUT7CHIP_EN8XPD_DCDC9MTMS10MTDI11VDDPST12MTCK13MTDO14IO215IO016IO417VDDPST33EP32EXT_RSTB31RES12K30VDDA29VDDD28XTAL_IN27XTAL_OUT26U0TXD25U0RXD24GPIO523SD_DATA_122SD_DATA_021SD_CLK20SD_CMD19SD_DATA_318SD_DATA_2Grid Pitch = 2.54mm (IEEE-315)-15.2-10.2-5.105.110.215.227.922.917.812.77.62.5-2.5-7.6-12.7-17.8-22.9-27.9mm
2. 2D FOOTPRINT
123456789101112131415161718192021222324252627282930313233E=5.00mm · Pitch e=0.50mmD=5.00mm-5-4-3-2-1012345543210-1-2-3-4-5mm
3. 3D CAD MODEL
Package Body: 5.00mm × 5.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (33/33)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1VDDAPowerPower Supply Input (VDDA — 3.3V / 5.0V Standard Logic)
2LNAI/OMultiplexed I/O & Peripheral Pin LNA (General)
3VDD3P3PowerPower Supply Input (VDD3P3 — 3.3V / 5.0V Standard Logic)
4VDD3P3PowerPower Supply Input (VDD3P3 — 3.3V / 5.0V Standard Logic)
5VDD_RTCPowerPower Supply Input (VDD_RTC — 3.3V / 5.0V Standard Logic)
6TOUTI/OMultiplexed I/O & Peripheral Pin TOUT (General)
7CHIP_ENI/OMultiplexed I/O & Peripheral Pin CHIP_EN (General)
8XPD_DCDCI/OMultiplexed I/O & Peripheral Pin XPD_DCDC (General)
9MTMSI/OMultiplexed I/O & Peripheral Pin MTMS (SWD/JTAG)
10MTDII/OMultiplexed I/O & Peripheral Pin MTDI (SWD/JTAG)
11VDDPSTPowerPower Supply Input (VDDPST — 3.3V / 5.0V Standard Logic)
12MTCKI/OMultiplexed I/O & Peripheral Pin MTCK (SWD/JTAG)
13MTDOI/OMultiplexed I/O & Peripheral Pin MTDO (SWD/JTAG)
14IO2I/OMultiplexed I/O & Peripheral Pin IO2 (General)
15IO0I/OMultiplexed I/O & Peripheral Pin IO0 (General)
16IO4I/OMultiplexed I/O & Peripheral Pin IO4 (General)
17VDDPSTPowerPower Supply Input (VDDPST — 3.3V / 5.0V Standard Logic)
18SD_DATA_2I/OMultiplexed I/O & Peripheral Pin SD_DATA_2 (General)
19SD_DATA_3I/OMultiplexed I/O & Peripheral Pin SD_DATA_3 (General)
20SD_CMDI/OMultiplexed I/O & Peripheral Pin SD_CMD (General)
21SD_CLKI/OMultiplexed I/O & Peripheral Pin SD_CLK (General)
22SD_DATA_0I/OMultiplexed I/O & Peripheral Pin SD_DATA_0 (General)
23SD_DATA_1I/OMultiplexed I/O & Peripheral Pin SD_DATA_1 (General)
24GPIO5I/OMultiplexed I/O & Peripheral Pin GPIO5 (General)
25U0RXDI/OMultiplexed I/O & Peripheral Pin U0RXD (UART)
26U0TXDI/OMultiplexed I/O & Peripheral Pin U0TXD (UART)
27XTAL_OUTI/OMultiplexed I/O & Peripheral Pin XTAL_OUT (RTC/CLK)
28XTAL_INI/OMultiplexed I/O & Peripheral Pin XTAL_IN (RTC/CLK)
29VDDDPowerPower Supply Input (VDDD — 3.3V / 5.0V Standard Logic)
30VDDAPowerPower Supply Input (VDDA — 3.3V / 5.0V Standard Logic)
31RES12KI/OMultiplexed I/O & Peripheral Pin RES12K (General)
32EXT_RSTBI/OMultiplexed I/O & Peripheral Pin EXT_RSTB (General)
33EPGNDExposed Thermal & Ground Pad (EP)
PIN 1 VDDA
Power
Power Supply Input (VDDA — 3.3V / 5.0V Standard Logic)
Design note: Primary positive power supply input (VDDA) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 2 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: ESP8285 (ESPRESSIF · QFN-32-EP(5x5))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
ESP8285 (QFN-32-EP(5x5)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
ESP8285 (QFN-32-EP(5x5)) - 2. Standard Pinout (Top View)
True package pinout (33 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
ESP8285 (QFN-32-EP(5x5)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
ESP8285 (QFN-32-EP(5x5)) - 4. Package Dimensions (D×E×A)
QFN-32-EP(5x5) · 5.00×5.00mm · Pitch 0.50mmExpand ›
5. Recommended Land PatternLAND PATTERN
ESP8285 (QFN-32-EP(5x5)) - 5. Recommended Land Pattern
IPC-7351B Footprint (33 Pads)Expand ›
6. Application SchematicSCHEMATIC
ESP8285 (QFN-32-EP(5x5)) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (2 figures · Page 1/1)
Showing 1–2 of 2 uncropped original figures for ESP8285
P25 · p25_fig011591×940px
ESP8285 (QFN-32-EP(5x5)) — ࢶ 6-1. ESP8285 ੗ᤰ
ࢶ 6-1. ESP8285 ੗ᤰ
P25 · p25_fig01P25
ESP8285 (QFN-32-EP(5x5)) — Datasheet Page 25 (p25_fig01)
Datasheet Page 25 (p25_fig01)

Technical Specifications & Part Details (ESP8285)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Standard Electronic & Interconnect Component
Detailed Overview:ESP8285 (QFN-32-EP(5x5)) is a 32-pin standard electronic & interconnect component featuring a 5.00 × 5.00 × 0.85 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 1.8V ~ 5.5V (Theo Datasheet) supply operation across -40°C ~ +85°C (Industrial Grade) with integrated Wi-Fi, SPI, I2C, I2S, RTC/CLK, SWD/JTAG, UART interfaces.
Operating Supply VoltageV_CC / V_DD
1.8V ~ 5.5V (Theo Datasheet)
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
2.4 GHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
5.00 × 5.00 × 0.85 mm (A1=0.03 mm)
Package family: QFN (QFN-32-EP(5x5))
Pin Count & Lead PitchN / e
32 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
Wi-Fi, SPI, I2C, I2S, RTC/CLK, SWD/JTAG, UART
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Boot Strapping Pin Alert (MTDI, MTDO, IO0): Do not force conflicting external pull-ups/pull-downs during POR reset.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol33 auto-grouped pins
OK
IPC-7351B Land Pattern33 pads · Pitch 0.50mm
OK
IPC-7525 60% Solder PasteEPAD 3.70×3.70mm windowed grid
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified
IPC-7351B

Family Variants & Same Datasheet Chips — ESP8285 (4)

Select package variant or sibling MPN sharing this datasheet

Mechanical Dimensions & Land Pattern (QFN-32-EP(5x5))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
5.00 × 5.00 mm
Height (A) & Pitch (e)IPC-7351B
A=0.85mm · e=0.50mm
Pad Size (W × L)Level B
0.28 × 0.80 mm
Pins / Total PadsTopology
33P / 33Pad (QUAD_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
QFN-32-EP(5x5)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — ESP8285 (QFN-32-EP(5x5))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of ESP8285 (QFN-32-EP(5x5))?

Manufactured by ESPRESSIF, the ESP8285 is housed in a QFN-32-EP(5x5) package with 33 pins and a 0.50 mm lead pitch. Key pins include: 1 (VDDA: Power Supply Input (VDDA — 3.3V / 5.0V Standard Logic)), 2 (LNA: Multiplexed I/O & Peripheral Pin LNA (General)), 3 (VDD3P3: Power Supply Input (VDD3P3 — 3.3V / 5.0V Standard Logic)), 4 (VDD3P3: Power Supply Input (VDD3P3 — 3.3V / 5.0V Standard Logic)), 5 (VDD_RTC: Power Supply Input (VDD_RTC — 3.3V / 5.0V Standard Logic)), 6 (TOUT: Multiplexed I/O & Peripheral Pin TOUT (General)).

What are the IPC-7351B PCB Footprint dimensions for ESP8285?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), ESP8285 (QFN-32-EP(5x5)) has a nominal body envelope of 5.00 × 5.00 mm, pitch e = 0.50 mm, and 33 copper pads plus a central exposed thermal pad (EPAD) of 3.70 × 3.70 mm with a 60% IPC-7525 windowed solder paste grid.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for ESP8285?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for ESP8285 (ESPRESSIF, QFN-32-EP(5x5)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (33 pins) & ESP8285 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1VDDAPower_InPrimary positive power supply input (VDDA) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
2LNADigital_IOSignal terminal LNA (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: LNA. Supported peripheral buses: General.
3VDD3P3Power_InPrimary positive power supply input (VDD3P3) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
4VDD3P3Power_InPrimary positive power supply input (VDD3P3) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
5VDD_RTCPower_InPrimary positive power supply input (VDD_RTC) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
6TOUTDigital_IOSignal terminal TOUT (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TOUT. Supported peripheral buses: General.
7CHIP_ENDigital_IOSignal terminal CHIP_EN (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: CHIP_EN. Supported peripheral buses: General.
8XPD_DCDCDigital_IOSignal terminal XPD_DCDC (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: XPD_DCDC. Supported peripheral buses: General.
9MTMSDigital_IOSignal terminal MTMS (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: MTMS. Supported peripheral buses: SWD/JTAG.
10MTDIDigital_IOSignal terminal MTDI (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: MTDI. Supported peripheral buses: SWD/JTAG.
11VDDPSTPower_InPrimary positive power supply input (VDDPST) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
12MTCKDigital_IOSignal terminal MTCK (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: MTCK. Supported peripheral buses: SWD/JTAG.
13MTDODigital_IOSignal terminal MTDO (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: MTDO. Supported peripheral buses: SWD/JTAG.
14IO2Digital_IOSignal terminal IO2 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: IO2. Supported peripheral buses: General.
15IO0Digital_IOSignal terminal IO0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: IO0. Supported peripheral buses: General.
16IO4Digital_IOSignal terminal IO4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: IO4. Supported peripheral buses: General.
17VDDPSTPower_InPrimary positive power supply input (VDDPST) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
18SD_DATA_2Digital_IOSignal terminal SD_DATA_2 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SD_DATA_2. Supported peripheral buses: General.
19SD_DATA_3Digital_IOSignal terminal SD_DATA_3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SD_DATA_3. Supported peripheral buses: General.
20SD_CMDDigital_IOSignal terminal SD_CMD (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SD_CMD. Supported peripheral buses: General.
21SD_CLKDigital_IOSignal terminal SD_CLK (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SD_CLK. Supported peripheral buses: General.
22SD_DATA_0Digital_IOSignal terminal SD_DATA_0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SD_DATA_0. Supported peripheral buses: General.
23SD_DATA_1Digital_IOSignal terminal SD_DATA_1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SD_DATA_1. Supported peripheral buses: General.
24GPIO5Digital_IOSignal terminal GPIO5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: GPIO5. Supported peripheral buses: General.
25U0RXDDigital_IOSignal terminal U0RXD (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: U0RXD. Supported peripheral buses: UART.
26U0TXDDigital_IOSignal terminal U0TXD (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: U0TXD. Supported peripheral buses: UART.
27XTAL_OUTDigital_IOSignal terminal XTAL_OUT (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: XTAL_OUT. Supported peripheral buses: RTC/CLK.
28XTAL_INDigital_IOSignal terminal XTAL_IN (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: XTAL_IN. Supported peripheral buses: RTC/CLK.
29VDDDPower_InPrimary positive power supply input (VDDD) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
30VDDAPower_InPrimary positive power supply input (VDDA) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
31RES12KDigital_IOSignal terminal RES12K (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: RES12K. Supported peripheral buses: General.
32EXT_RSTBDigital_IOSignal terminal EXT_RSTB (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: EXT_RSTB. Supported peripheral buses: General.
33EPGNDBottom exposed die attach pad (EP) providing primary thermal conduction path to the PCB and low-inductance 0V ground return.
ExplorePartsPackagesMFRsUpload