Mechanical Dimensions & Land Pattern (SSOP-20)
Extracted from Datasheet & IPC-7351B NormalizedRecommended Companion BOM & Drop-In Equivalents
Passive external components per reference schematic and 1:1 pin-compatible alternatives| Designator / Replacement MPN | Value / Package | Function & PCB Layout Rule |
|---|---|---|
| N/A BOM | Per application circuit SSOP-20 | Size power & signal trace widths for rated load current following IPC-2221 clearance rules. |
Technical Frequently Asked Questions (FAQ) — AR1010-I/SS (SSOP-20)
Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formatsWhat is the Pinout and operating voltage specification of AR1010-I/SS (SSOP-20)?
Manufactured by MICROCHIP, the AR1010-I/SS is housed in a SSOP-20 package with 20 pins and a 0.65 mm lead pitch, supporting a VCC supply range of 2.5-5.0V. Key pins include: 1 (Header: Multiplexed I/O & Peripheral Pin Header (General)), 2 (Size: Multiplexed I/O & Peripheral Pin Size (General)), 3 (Status: Multiplexed I/O & Peripheral Pin Status (General)), 4 (Command: Multiplexed I/O & Peripheral Pin Command (General)), 5 (Data: Multiplexed I/O & Peripheral Pin Data (General)), 6 (SIQ: Multiplexed I/O & Peripheral Pin SIQ (General)).
What are the IPC-7351B PCB Footprint dimensions for AR1010-I/SS?
Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), AR1010-I/SS (SSOP-20) has a nominal body envelope of 5.30 × 7.20 mm, pitch e = 0.65 mm, and 20 copper pads.
Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for AR1010-I/SS?
You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for AR1010-I/SS (MICROCHIP, SSOP-20) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.
Static Reference Appendix: Pinout Table (20 pins) & AR1010 Family VariantsExpand static table
| Pin # | Signal Name | Electrical Type | Functional Description & Design Notes |
|---|---|---|---|
| 1 | Header | Digital_IO | Signal terminal Header (I/O, 2.5-5.0V domain). Multiplexed alternate functions: Header. Supported peripheral buses: General. |
| 2 | Size | Digital_IO | Signal terminal Size (I/O, 2.5-5.0V domain). Multiplexed alternate functions: Size. Supported peripheral buses: General. |
| 3 | Status | Digital_IO | Signal terminal Status (I/O, 2.5-5.0V domain). Multiplexed alternate functions: Status. Supported peripheral buses: General. |
| 4 | Command | Digital_IO | Signal terminal Command (I/O, 2.5-5.0V domain). Multiplexed alternate functions: Command. Supported peripheral buses: General. |
| 5 | Data | Digital_IO | Signal terminal Data (I/O, 2.5-5.0V domain). Multiplexed alternate functions: Data. Supported peripheral buses: General. |
| 6 | SIQ | Digital_IO | Signal terminal SIQ (I/O, 2.5-5.0V domain). Multiplexed alternate functions: SIQ. Supported peripheral buses: General. |
| 7 | SY+ | Digital_IO | Signal terminal SY+ (I/O, 2.5-5.0V domain). Multiplexed alternate functions: SY+. Supported peripheral buses: General. |
| 8 | SS | Digital_IO | Signal terminal SS (I/O, 2.5-5.0V domain). Multiplexed alternate functions: SS. Supported peripheral buses: General. |
| 9 | SDO | Digital_IO | Signal terminal SDO (I/O, 2.5-5.0V domain). Multiplexed alternate functions: SDO. Supported peripheral buses: General. |
| 10 | NC | NC | Signal terminal NC (I/O, 2.5-5.0V domain). Multiplexed alternate functions: NC. Supported peripheral buses: General. |
| 11 | SCK/SCL/TX | Digital_IO | Signal terminal SCK/SCL/TX (I/O, 2.5-5.0V domain). Multiplexed alternate functions: SCK/SCL/TX. Supported peripheral buses: SPI, I2C. |
| 12 | NC | NC | Signal terminal NC (I/O, 2.5-5.0V domain). Multiplexed alternate functions: NC. Supported peripheral buses: General. |
| 13 | SDI/SDA/RX | Digital_IO | Signal terminal SDI/SDA/RX (I/O, 2.5-5.0V domain). Multiplexed alternate functions: SDI/SDA/RX. Supported peripheral buses: I2C. |
| 14 | SX+ | Digital_IO | Signal terminal SX+ (I/O, 2.5-5.0V domain). Multiplexed alternate functions: SX+. Supported peripheral buses: General. |
| 15 | Y+ | Digital_IO | Signal terminal Y+ (I/O, 2.5-5.0V domain). Multiplexed alternate functions: Y+. Supported peripheral buses: General. |
| 16 | Y- | Digital_IO | Signal terminal Y- (I/O, 2.5-5.0V domain). Multiplexed alternate functions: Y-. Supported peripheral buses: General. |
| 17 | 5WSX- | Digital_IO | Signal terminal 5WSX- (I/O, 2.5-5.0V domain). Multiplexed alternate functions: 5WSX-. Supported peripheral buses: General. |
| 18 | X+ | Digital_IO | Signal terminal X+ (I/O, 2.5-5.0V domain). Multiplexed alternate functions: X+. Supported peripheral buses: General. |
| 19 | X- | Digital_IO | Signal terminal X- (I/O, 2.5-5.0V domain). Multiplexed alternate functions: X-. Supported peripheral buses: General. |
| 20 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |










![AR1010-I/SS (SSOP-20) — 2009-2016 Microchip Technology Inc. DS40001393C-page 51 | RECOMMENDED LAND PATTERN | Microchip Technology Drawing No. C04-2072B | 20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP] | For the most current package drawings, ple](/api/v1/assets/C1521442/extracted/figures/p51_fig01.png)