SOP-28 · 28P
Synchronized Pinout (Symbol / 2D / 3D) (28/28)
Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D| Pin | Symbol | Type | Function (EN) |
|---|---|---|---|
| 1 | ACT# | I/O | Multiplexed I/O & Peripheral Pin ACT# (USB) |
| 2 | RSTI | I/O | Multiplexed I/O & Peripheral Pin RSTI (General) |
| 3 | AS# | I/O | Multiplexed I/O & Peripheral Pin AS# (General) |
| 4 | DS# | I/O | Multiplexed I/O & Peripheral Pin DS# (General) |
| 5 | ERR# | I/O | Multiplexed I/O & Peripheral Pin ERR# (General) |
| 6 | PEMP | I/O | Multiplexed I/O & Peripheral Pin PEMP (General) |
| 7 | INT# | I/O | Multiplexed I/O & Peripheral Pin INT# (General) |
| 8 | SLCT | I/O | Multiplexed I/O & Peripheral Pin SLCT (General) |
| 9 | V3 | Power | Regulated Power Output (V3 — 3.3V to 5V) |
| 10 | UD+ | I/O | Multiplexed I/O & Peripheral Pin UD+ (USB) |
| 11 | UD - | I/O | Multiplexed I/O & Peripheral Pin UD - (USB) |
| 12 | GND | GND | Ground Reference Pin (GND) |
| 13 | XI | I/O | Multiplexed I/O & Peripheral Pin XI (RTC/CLK) |
| 14 | XO | I/O | Multiplexed I/O & Peripheral Pin XO (RTC/CLK) |
| 15 | D0 | I/O | Multiplexed I/O & Peripheral Pin D0 (General) |
| 16 | D1 | I/O | Multiplexed I/O & Peripheral Pin D1 (General) |
| 17 | D2 | I/O | Multiplexed I/O & Peripheral Pin D2 (General) |
| 18 | DCK | I/O | Multiplexed I/O & Peripheral Pin DCK (SPI) |
| 19 | DOUT2 | I/O | Multiplexed I/O & Peripheral Pin DOUT2 (General) |
| 20 | DOUT | I/O | Multiplexed I/O & Peripheral Pin DOUT (SPI) |
| 21 | DIN2 | I/O | Multiplexed I/O & Peripheral Pin DIN2 (General) |
| 22 | DIN | I/O | Multiplexed I/O & Peripheral Pin DIN (SPI) |
| 23 | SDA | I/O | Multiplexed I/O & Peripheral Pin SDA (I2C) |
| 24 | SCL | I/O | Multiplexed I/O & Peripheral Pin SCL (I2C) |
| 25 | WR# | I/O | Multiplexed I/O & Peripheral Pin WR# (General) |
| 26 | RST# | I/O | Multiplexed I/O & Peripheral Pin RST# (General) |
| 27 | WAIT# | I/O | Multiplexed I/O & Peripheral Pin WAIT# (General) |
| 28 | VCC | Power | Power Supply Input (VCC — 3.3V to 5V) |
PIN 1 ACT#
I/OMultiplexed I/O & Peripheral Pin ACT# (USB)
Design note: USB设备配置完成状态输出 低电平有效 ，
IPC-7351B Solder Density & Span C/G/Z Tuner
Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 9 Extracted Figures)
Read the original datasheet PDF directly or click any drawing to view fullscreen1. Realistic 3D PackageREPRESENTATIVE
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
True package pinout (28 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
SOP-28-300mil · 7.50×17.90mm · Pitch 1.27mmExpand ›
5. Recommended Land PatternLAND PATTERN
IPC-7351B Footprint (28 Pads)Expand ›
6. Application SchematicSCHEMATIC
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (9 figures · Page 1/1)
Showing 1–9 of 9 uncropped original figures for CH341
P1 · p01_fig01EXACT PACKAGE
P1 · p01_fig01P1
P2 · p02_fig011392×1533px
P2 · p02_fig01P2
P4 · p04_fig011716×1955px
P9 · p09_fig011410×504px
P9 · p09_fig021388×581px
P12 · p12_fig011284×662px
P12 · p12_fig02949×461px
Technical Specifications & Part Details (CH341A)
Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)Detailed Overview:CH341A (SOP-28-300mil) is a 28-pin standard electronic & interconnect component featuring a 17.90 × 7.50 × 2.50 mm mechanical envelope (lead pitch e = 1.27 mm). Rated for 3.3V to 5V supply operation across -40°C ~ +85°C (Industrial Grade) with integrated USB, UART, SPI, I2C, RTC/CLK interfaces.
Operating Supply VoltageV_CC / V_DD
3.3V to 5V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
12.02
MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
17.90 × 7.50 × 2.50 mm (A1=0.20 mm)
Package family: SOP (SOP-28-300mil)
Pin Count & Lead PitchN / e
28 Pins | Pitch e = 1.27 mm (50.0 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
USB, UART, SPI, I2C, RTC/CLK
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.
5-Point Standards Verification
Automated compliance checks prior to exportIEEE-315 Symbol28 auto-grouped pins
IPC-7351B Land Pattern28 pads · Pitch 1.27mm
IPC-7525 60% Solder PasteReflow 1:1 Standard
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
Hardware Verification & Community Engineering Reviews
Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet5.00 PCB Verified
IPC-7351B
Select package variant or sibling MPN sharing this datasheetFamily Variants & Same Datasheet Chips — CH341 (2)
SOP-28-300mil · 28P
Mechanical Dimensions & Land Pattern (SOP-28-300mil)
Extracted from Datasheet & IPC-7351B NormalizedPackage Body (D × E)Nominal
17.90 × 7.50 mm
Height (A) & Pitch (e)IPC-7351B
A=2.50mm · e=1.27mm
Pad Size (W × L)Level B
0.60 × 1.90 mm
Pins / Total PadsTopology
28P / 28Pad (DUAL_ROW)
Recommended Companion BOM & Drop-In Equivalents
Passive external components per reference schematic and 1:1 pin-compatible alternatives| Designator / Replacement MPN | Value / Package | Function & PCB Layout Rule |
|---|---|---|
| N/A BOM | Per application circuit SOP-28-300mil | Size power & signal trace widths for rated load current following IPC-2221 clearance rules. |
Technical Frequently Asked Questions (FAQ) — CH341A (SOP-28-300mil)
Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formatsWhat is the Pinout and operating voltage specification of CH341A (SOP-28-300mil)?
Manufactured by WCH, the CH341A is housed in a SOP-28-300mil package with 28 pins and a 1.27 mm lead pitch, supporting a VCC supply range of 3.3V to 5V. Key pins include: 1 (ACT#: Multiplexed I/O & Peripheral Pin ACT# (USB)), 2 (RSTI: Multiplexed I/O & Peripheral Pin RSTI (General)), 3 (AS#: Multiplexed I/O & Peripheral Pin AS# (General)), 4 (DS#: Multiplexed I/O & Peripheral Pin DS# (General)), 5 (ERR#: Multiplexed I/O & Peripheral Pin ERR# (General)), 6 (PEMP: Multiplexed I/O & Peripheral Pin PEMP (General)).
What are the IPC-7351B PCB Footprint dimensions for CH341A?
Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), CH341A (SOP-28-300mil) has a nominal body envelope of 7.50 × 17.90 mm, pitch e = 1.27 mm, and 28 copper pads.
Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for CH341A?
You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for CH341A (WCH, SOP-28-300mil) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.
Static Reference Appendix: Pinout Table (28 pins) & CH341 Family VariantsExpand static table
| Pin # | Signal Name | Electrical Type | Functional Description & Design Notes |
|---|---|---|---|
| 1 | ACT# | Digital_IO | Signal terminal ACT# (I/O, 3.3V to 5V domain). Multiplexed alternate functions: ACT#. Supported peripheral buses: USB. |
| 2 | RSTI | Digital_IO | Signal terminal RSTI (I/O, 3.3V to 5V domain). Multiplexed alternate functions: RSTI. Supported peripheral buses: General. |
| 3 | AS# | Digital_IO | Signal terminal AS# (I/O, 3.3V to 5V domain). Multiplexed alternate functions: AS#. Supported peripheral buses: General. |
| 4 | DS# | Digital_IO | Signal terminal DS# (I/O, 3.3V to 5V domain). Multiplexed alternate functions: DS#. Supported peripheral buses: General. |
| 5 | ERR# | Digital_IO | Signal terminal ERR# (I/O, 3.3V to 5V domain). Multiplexed alternate functions: ERR#. Supported peripheral buses: General. |
| 6 | PEMP | Digital_IO | Signal terminal PEMP (I/O, 3.3V to 5V domain). Multiplexed alternate functions: PEMP. Supported peripheral buses: General. |
| 7 | INT# | Digital_IO | Signal terminal INT# (I/O, 3.3V to 5V domain). Multiplexed alternate functions: INT#. Supported peripheral buses: General. |
| 8 | SLCT | Digital_IO | Signal terminal SLCT (I/O, 3.3V to 5V domain). Multiplexed alternate functions: SLCT. Supported peripheral buses: General. |
| 9 | V3 | Power_Out | Regulated power output rail (V3) operating in the 3.3V to 5V domain (Max rating: 5.0V). |
| 10 | UD+ | Digital_IO | Signal terminal UD+ (I/O, 3.3V to 5V domain). Multiplexed alternate functions: UD+. Supported peripheral buses: USB. |
| 11 | UD - | Digital_IO | Signal terminal UD - (I/O, 3.3V to 5V domain). Multiplexed alternate functions: UD -. Supported peripheral buses: USB. |
| 12 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| 13 | XI | Digital_IO | Signal terminal XI (I/O, 3.3V to 5V domain). Multiplexed alternate functions: XI. Supported peripheral buses: RTC/CLK. |
| 14 | XO | Digital_IO | Signal terminal XO (I/O, 3.3V to 5V domain). Multiplexed alternate functions: XO. Supported peripheral buses: RTC/CLK. |
| 15 | D0 | Digital_IO | Signal terminal D0 (I/O, 3.3V to 5V domain). Multiplexed alternate functions: D0. Supported peripheral buses: General. |
| 16 | D1 | Digital_IO | Signal terminal D1 (I/O, 3.3V to 5V domain). Multiplexed alternate functions: D1. Supported peripheral buses: General. |
| 17 | D2 | Digital_IO | Signal terminal D2 (I/O, 3.3V to 5V domain). Multiplexed alternate functions: D2. Supported peripheral buses: General. |
| 18 | DCK | Digital_IO | Signal terminal DCK (I/O, 3.3V to 5V domain). Multiplexed alternate functions: DCK. Supported peripheral buses: SPI. |
| 19 | DOUT2 | Digital_IO | Signal terminal DOUT2 (I/O, 3.3V to 5V domain). Multiplexed alternate functions: DOUT2. Supported peripheral buses: General. |
| 20 | DOUT | Digital_IO | Signal terminal DOUT (I/O, 3.3V to 5V domain). Multiplexed alternate functions: DOUT. Supported peripheral buses: SPI. |
| 21 | DIN2 | Digital_IO | Signal terminal DIN2 (I/O, 3.3V to 5V domain). Multiplexed alternate functions: DIN2. Supported peripheral buses: General. |
| 22 | DIN | Digital_IO | Signal terminal DIN (I/O, 3.3V to 5V domain). Multiplexed alternate functions: DIN. Supported peripheral buses: SPI. |
| 23 | SDA | Digital_IO | Signal terminal SDA (I/O, 3.3V to 5V domain). Multiplexed alternate functions: SDA. Supported peripheral buses: I2C. |
| 24 | SCL | Digital_IO | Signal terminal SCL (I/O, 3.3V to 5V domain). Multiplexed alternate functions: SCL. Supported peripheral buses: I2C. |
| 25 | WR# | Digital_IO | Signal terminal WR# (I/O, 3.3V to 5V domain). Multiplexed alternate functions: WR#. Supported peripheral buses: General. |
| 26 | RST# | Digital_IO | Signal terminal RST# (I/O, 3.3V to 5V domain). Multiplexed alternate functions: RST#. Supported peripheral buses: General. |
| 27 | WAIT# | Digital_IO | Signal terminal WAIT# (I/O, 3.3V to 5V domain). Multiplexed alternate functions: WAIT#. Supported peripheral buses: General. |
| 28 | VCC | Power_In | Primary positive power supply input (VCC) operating in the 3.3V to 5V domain (Max rating: 5.0V). |