PIC16F1705-I/ML (QFN-16-EP(4x4)) — Schematic Symbol, IPC-7351B Footprint & 3D STEP Model

Q: What is the Pinout and operating voltage specification of PIC16F1705-I/ML (QFN-16-EP(4x4))?

Manufactured by MICROCHIP, the PIC16F1705-I/ML is housed in a QFN-16-EP(4x4) package with 17 pins and a 0.50 mm lead pitch, supporting a VCC supply range of 1.8V to 3.6V. Key pins include: 1 (RA5: Multiplexed I/O & Peripheral Pin RA5 (General)), 2 (RA4: Multiplexed I/O & Peripheral Pin RA4 (General)), 3 (RA3/MCLR#/VPP: Multiplexed I/O & Peripheral Pin RA3/MCLR#/VPP (General)), 4 (RC5: Multiplexed I/O & Peripheral Pin RC5 (General)), 5 (RC4: Multiplexed I/O & Peripheral Pin RC4 (General)), 6 (RC3: Multiplexed I/O & Peripheral Pin RC3 (General)).

Q: What are the IPC-7351B PCB Footprint dimensions for PIC16F1705-I/ML?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), PIC16F1705-I/ML (QFN-16-EP(4x4)) has a nominal body envelope of 4.00 × 4.00 mm, pitch e = 0.50 mm, and 17 copper pads plus a central exposed thermal pad (EPAD) of 2.70 × 2.70 mm with a 60% IPC-7525 windowed solder paste grid.

Q: Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for PIC16F1705-I/ML?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for PIC16F1705-I/ML (MICROCHIP, QFN-16-EP(4x4)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

1. SYMBOL

2. 2D FOOTPRINT

3. 3D CAD MODEL

Package Body: 4.00mm × 4.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (17/17)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D

Pin	Symbol	Type	Function (EN)
1	RA5	I/O	Multiplexed I/O & Peripheral Pin RA5 (General)
2	RA4	I/O	Multiplexed I/O & Peripheral Pin RA4 (General)
3	RA3/MCLR#/VPP	I/O	Multiplexed I/O & Peripheral Pin RA3/MCLR#/VPP (General)
4	RC5	I/O	Multiplexed I/O & Peripheral Pin RC5 (General)
5	RC4	I/O	Multiplexed I/O & Peripheral Pin RC4 (General)
6	RC3	I/O	Multiplexed I/O & Peripheral Pin RC3 (General)
7	RC2	I/O	Multiplexed I/O & Peripheral Pin RC2 (General)
8	RC1	I/O	Multiplexed I/O & Peripheral Pin RC1 (General)
9	RC0	I/O	Multiplexed I/O & Peripheral Pin RC0 (General)
10	RA2	I/O	Multiplexed I/O & Peripheral Pin RA2 (General)
11	RA1/ICSPCLK	I/O	Multiplexed I/O & Peripheral Pin RA1/ICSPCLK (General)
12	RA0/ICSPDAT	I/O	Multiplexed I/O & Peripheral Pin RA0/ICSPDAT (General)
13	VSS	GND	Ground Reference Pin (VSS)
14	NC	I/O	Multiplexed I/O & Peripheral Pin NC (General)
15	NC	I/O	Multiplexed I/O & Peripheral Pin NC (General)
16	VDD	Power	Power Supply Input (VDD — 1.8V to 3.6V)
17	EP	GND	Exposed Thermal & Ground Pad (EP)

PIN 1 RA5

I/O

Multiplexed I/O & Peripheral Pin RA5 (General)

Design note: Signal terminal RA5 (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: RA5. Supported peripheral buses: General.

IPC-7351B Solder Density & Span C/G/Z Tuner

Extracted Drawings Gallery (6 Standard Drawings + 15 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen

1. Realistic 3D PackageREPRESENTATIVE

PIC16F1705-I/ML (QFN-16-EP(4x4)) - 1. Realistic 3D Package

Detailed solid 3D bodyExpand ›

2. Standard Pinout (Top View)CLEANROOM PINOUT

PIC16F1705-I/ML (QFN-16-EP(4x4)) - 2. Standard Pinout (Top View)

True package pinout (17 pins)Expand ›

3. Original Datasheet PinoutPDF PINOUT

PIC16F1705-I/ML (QFN-16-EP(4x4)) - 3. Original Datasheet Pinout

Uncropped datasheet pin diagramExpand ›

4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS

PIC16F1705-I/ML (QFN-16-EP(4x4)) - 4. Package Dimensions (D×E×A)

QFN-16-EP(4x4) · 4.00×4.00mm · Pitch 0.50mmExpand ›

5. Recommended Land PatternLAND PATTERN

PIC16F1705-I/ML (QFN-16-EP(4x4)) - 5. Recommended Land Pattern

IPC-7351B Footprint (17 Pads)Expand ›

6. Application SchematicSCHEMATIC

PIC16F1705-I/ML (QFN-16-EP(4x4)) - 6. Application Schematic

Typical Application SchematicExpand ›

Original Datasheet Pinouts & Technical Drawings (15 figures · Page 1/2)

Showing 1–12 of 15 uncropped original figures for PIC16F1709 / PIC16F1705

P1 · p01_fig01377×200px

Cost-Effective 8-Bit Intelligent Analog Flash Microcontrollers

P166 · p166_fig011494×300px

Equation 17-2 is used to calculate the PWM pulse width.

P166 · p166_fig021714×543px

Equation 17-3 is used to calculate the PWM duty cycle ratio.

P166 · p166_fig02P166

Datasheet Page 166 (p166_fig02)

P262 · p262_fig011726×1062px

and Edge Detect

P262 · p262_fig02867×516px

FIGURE 27-1: CAPTURE MODE OPERATION BLOCK DIAGRAM

P282 · p282_fig01867×588px

FIGURE 28-11: I2C MASTER/ SLAVE CONNECTION

P355 · p355_fig021416×1013px

FIGURE 30-3: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING

P355 · p355_fig02P355

Datasheet Page 355 (p355_fig02)

P356 · p356_fig01870×1389px

PIC16F1705-I/ML (QFN-16-EP(4x4)) — TABLE 31-1: OPCODE FIELD DESCRIPTIONS | TABLE 31-2: ABBREVIATION DESCRIPTIONS | Field Description | f Register file address (0x00 to 0x7F) | W Working register (accumulator) | b Bit address within an 8-bit file register | k Literal field, c

P429 · p429_fig011777×2564px

PIC16(L)F1705/9

P440 · p440_fig011778×2500px

PIC16F1705-I/ML (QFN-16-EP(4x4)) — DS40001729C-page 440  2013-2015 Microchip Technology Inc. | Microchip Technology Drawing C04-127D Sheet 2 of 2 | Number of Pins | Overall Height | Overall Width | Contact Width | Overall Length Exposed Pad Width | Exposed Pad Length | Cont

Page 1 / 2 (15 extracted figures)

Technical Specifications & Part Details (PIC16F1705-I/ML)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)

Standard Electronic & Interconnect Component

Detailed Overview:PIC16F1705-I/ML (QFN-16-EP(4x4)) is a 16-pin standard electronic & interconnect component featuring a 4.00 × 4.00 × 0.90 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 1.8V to 3.6V supply operation across -40°C to 85°C with integrated UART, SPI, I2C, ADC, DAC, PWM interfaces.

Operating Supply VoltageV_CC / V_DD

1.8V to 3.6V

Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins

Ambient Operating TemperatureT_A

-40°C to 85°C

Industrial temperature grade; T_J(max) = +125°C

Clock / RF Operating Frequencyf_CLK / f_RF

32 MHz

Extracted from authoritative PDF specification tables

Current & Power RatingI_OUT / I_CC

I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA

Observe per-pin absolute maximum current limits

Package Envelope (D × E × A)D × E × A

4.00 × 4.00 × 0.90 mm (A1=0.03 mm)

Package family: QFN (QFN-16-EP(4x4))

Pin Count & Lead PitchN / e

16 Pins | Pitch e = 0.50 mm (19.7 mil)

Normalized to Center-to-Center Span C per IPC-7351B

Integrated Peripheral InterfacesBuses

UART, SPI, I2C, ADC, DAC, PWM

Cross-linked with 4D Pinout & Schematic Symbol

Reflow & Moisture SensitivityIPC / MSL

IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3

60% windowed solder paste stencil on thermal EPAD

Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.

Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export

5/5 PASS

IEEE-315 Symbol17 auto-grouped pins

IPC-7351B Land Pattern17 pads · Pitch 0.50mm

IPC-7525 60% Solder PasteEPAD 2.70×2.70mm windowed grid

DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm

3D STEP AP214 & GLBAligned coordinate origin (0,0,0)

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet

5.00 PCB Verified

Mechanical Dimensions & Land Pattern (QFN-16-EP(4x4))

Extracted from Datasheet & IPC-7351B Normalized

Package Body (D × E)Nominal

4.00 × 4.00 mm

Height (A) & Pitch (e)IPC-7351B

A=0.90mm · e=0.50mm

Pad Size (W × L)Level B

0.28 × 0.80 mm

Pins / Total PadsTopology

17P / 17Pad (QUAD_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives

DFM READY

Designator / Replacement MPN	Value / Package	Function & PCB Layout Rule
N/A BOM	Per application circuit QFN-16-EP(4x4)	Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — PIC16F1705-I/ML (QFN-16-EP(4x4))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats

IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of PIC16F1705-I/ML (QFN-16-EP(4x4))?

Manufactured by MICROCHIP, the PIC16F1705-I/ML is housed in a QFN-16-EP(4x4) package with 17 pins and a 0.50 mm lead pitch, supporting a VCC supply range of 1.8V to 3.6V. Key pins include: 1 (RA5: Multiplexed I/O & Peripheral Pin RA5 (General)), 2 (RA4: Multiplexed I/O & Peripheral Pin RA4 (General)), 3 (RA3/MCLR#/VPP: Multiplexed I/O & Peripheral Pin RA3/MCLR#/VPP (General)), 4 (RC5: Multiplexed I/O & Peripheral Pin RC5 (General)), 5 (RC4: Multiplexed I/O & Peripheral Pin RC4 (General)), 6 (RC3: Multiplexed I/O & Peripheral Pin RC3 (General)).

What are the IPC-7351B PCB Footprint dimensions for PIC16F1705-I/ML?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), PIC16F1705-I/ML (QFN-16-EP(4x4)) has a nominal body envelope of 4.00 × 4.00 mm, pitch e = 0.50 mm, and 17 copper pads plus a central exposed thermal pad (EPAD) of 2.70 × 2.70 mm with a 60% IPC-7525 windowed solder paste grid.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for PIC16F1705-I/ML?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for PIC16F1705-I/ML (MICROCHIP, QFN-16-EP(4x4)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (17 pins) & PIC16F1709 / PIC16F1705 Family VariantsExpand static table

Pin #	Signal Name	Electrical Type	Functional Description & Design Notes
1	RA5	Digital_IO	Signal terminal RA5 (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: RA5. Supported peripheral buses: General.
2	RA4	Digital_IO	Signal terminal RA4 (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: RA4. Supported peripheral buses: General.
3	RA3/MCLR#/VPP	Digital_IO	Signal terminal RA3/MCLR#/VPP (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: RA3/MCLR#/VPP. Supported peripheral buses: General.
4	RC5	Digital_IO	Signal terminal RC5 (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: RC5. Supported peripheral buses: General.
5	RC4	Digital_IO	Signal terminal RC4 (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: RC4. Supported peripheral buses: General.
6	RC3	Digital_IO	Signal terminal RC3 (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: RC3. Supported peripheral buses: General.
7	RC2	Digital_IO	Signal terminal RC2 (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: RC2. Supported peripheral buses: General.
8	RC1	Digital_IO	Signal terminal RC1 (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: RC1. Supported peripheral buses: General.
9	RC0	Digital_IO	Signal terminal RC0 (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: RC0. Supported peripheral buses: General.
10	RA2	Digital_IO	Signal terminal RA2 (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: RA2. Supported peripheral buses: General.
11	RA1/ICSPCLK	Digital_IO	Signal terminal RA1/ICSPCLK (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: RA1/ICSPCLK. Supported peripheral buses: General.
12	RA0/ICSPDAT	Digital_IO	Signal terminal RA0/ICSPDAT (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: RA0/ICSPDAT. Supported peripheral buses: General.
13	VSS	GND	0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
14	NC	NC	Signal terminal NC (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: NC. Supported peripheral buses: General.
15	NC	NC	Signal terminal NC (I/O, 1.8V to 3.6V domain). Multiplexed alternate functions: NC. Supported peripheral buses: General.
16	VDD	Power_In	Primary positive power supply input (VDD) operating in the 1.8V to 3.6V domain (Max rating: 3.6V).
17	EP	GND	Bottom exposed die attach pad (EP) providing primary thermal conduction path to the PCB and low-inductance 0V ground return.

4D Studio: PIC16F1705-I/ML Permalink: /part/C147900 MICROCHIP QFN-16-EP(4x4)All Packages All Manufacturers