ChipDocs.org
⌘K
2284 PARTSUpload PDF
INA219AIDCNR (SOT-23-8) — Symbol, Footprint IPC-7351B & 3D STEP Model

INA219AIDCNR

TIID: C87469SOT-23-8 · 8 Pins · Pitch 0.65mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · INA219AIDCNR (SOT-23-8)1IN+2IN –3GND4VS8A17A06SDA5SCLGrid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.810.25.10-5.1-10.2mm
2. 2D FOOTPRINT
12345678E=2.90mm · Pitch e=0.65mmD=1.60mm-3-2-1012343210-1-2-3-4mm
3. 3D CAD MODEL
Package Body: 2.90mm × 1.60mm · Pitch: 0.65mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (8/8)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1IN+I/OMultiplexed I/O & Peripheral Pin IN+ (General)
2IN –I/OMultiplexed I/O & Peripheral Pin IN – (General)
3GNDGNDGround Reference Pin (GND)
4VSI/OMultiplexed I/O & Peripheral Pin VS (General)
5SCLI/OMultiplexed I/O & Peripheral Pin SCL (I2C)
6SDAI/OMultiplexed I/O & Peripheral Pin SDA (I2C)
7A0I/OMultiplexed I/O & Peripheral Pin A0 (General)
8A1I/OMultiplexed I/O & Peripheral Pin A1 (General)
PIN 1 IN+
I/O
Multiplexed I/O & Peripheral Pin IN+ (General)
Design note: Positivedifferentialshuntvoltage Connecttopositivesideofshuntresistor . .
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 14 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: INA219AIDCNR (TI · SOT-23-8)
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
INA219AIDCNR (SOT-23-8) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
INA219AIDCNR (SOT-23-8) - 2. Standard Pinout (Top View)
True package pinout (8 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
INA219AIDCNR (SOT-23-8) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
INA219AIDCNR (SOT-23-8) - 4. Package Dimensions (D×E×A)
SOT-23-8 · 2.90×1.60mm · Pitch 0.65mmExpand ›
5. Recommended Land PatternLAND PATTERN
INA219AIDCNR (SOT-23-8) - 5. Recommended Land Pattern
IPC-7351B Footprint (8 Pads)Expand ›
6. Application SchematicSCHEMATIC
INA219AIDCNR (SOT-23-8) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (14 figures · Page 1/2)
Showing 1–12 of 14 uncropped original figures for INA219
P3 · p03_fig01EXACT PACKAGE
INA219AIDCNR (SOT-23-8) — 6 Pin Configuration and Functions
6 Pin Configuration and Functions
P35 · p35_fig01EXACT PACKAGE
INA219AIDCNR (SOT-23-8) — LAND PATTERN DATA - DCN (R-PDSO-G8) PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN) - Example Boord Layout Example Stencil Design
LAND PATTERN DATA - DCN (R-PDSO-G8) PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN) - Example Boord Layout Example Stencil Design
P1 · p01_fig011624×839px
INA219AIDCNR (SOT-23-8) — 器件信息(1)
器件信息(1)
P11 · p11_fig011762×773px
INA219AIDCNR (SOT-23-8) — Figure 14. INA219 With Input Filtering
Figure 14. INA219 With Input Filtering
P25 · p25_fig011763×654px
INA219AIDCNR (SOT-23-8) — Figure 28. Typical Application Circuit
Figure 28. Typical Application Circuit
P25 · p25_fig01P25
INA219AIDCNR (SOT-23-8) — Datasheet Page 25 (p25_fig01)
Datasheet Page 25 (p25_fig01)
P26 · p26_fig011312×678px
INA219AIDCNR (SOT-23-8) — Figure 29. Example Circuit Configuration
Figure 29. Example Circuit Configuration
P30 · p30_fig01P30
INA219AIDCNR (SOT-23-8) — Datasheet Page 30 (p30_fig01)
Datasheet Page 30 (p30_fig01)
P34 · p34_fig011715×1925px
INA219AIDCNR (SOT-23-8) — MECHANICAL DATA - ICN (R--PDSO-G8) PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN) - « >
MECHANICAL DATA - ICN (R--PDSO-G8) PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN) - « >
P34 · p34_fig01P34
INA219AIDCNR (SOT-23-8) — Datasheet Page 34 (p34_fig01)
Datasheet Page 34 (p34_fig01)
P35 · p35_fig01P35
INA219AIDCNR (SOT-23-8) — Datasheet Page 35 (p35_fig01)
Datasheet Page 35 (p35_fig01)
P36 · p36_fig011711×2217px
INA219AIDCNR (SOT-23-8) — MECHANICAL DATA - ) (R-PDSO-G8) PLASTIC SMALL OUTLINE - « >
MECHANICAL DATA - ) (R-PDSO-G8) PLASTIC SMALL OUTLINE - « >
Page 1 / 2 (14 extracted figures)

Technical Specifications & Part Details (INA219AIDCNR)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Standard Electronic & Interconnect Component
Detailed Overview:INA219AIDCNR (SOT-23-8) is a 8-pin standard electronic & interconnect component featuring a 2.90 × 1.60 × 1.10 mm mechanical envelope (lead pitch e = 0.65 mm). Rated for 1.8V ~ 5.5V (Theo Datasheet) supply operation across 25°C to 85°C with integrated I2C, ADC interfaces.
Operating Supply VoltageV_CC / V_DD
1.8V ~ 5.5V (Theo Datasheet)
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
25°C to 85°C
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
2.56 MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
2.90 × 1.60 × 1.10 mm (A1=0.00 mm)
Package family: SOT23 (SOT-23-8)
Pin Count & Lead PitchN / e
8 Pins | Pitch e = 0.65 mm (25.6 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
I2C, ADC
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol8 auto-grouped pins
OK
IPC-7351B Land Pattern8 pads · Pitch 0.65mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (SOT-23-8)

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
2.90 × 1.60 mm
Height (A) & Pitch (e)IPC-7351B
A=1.10mm · e=0.65mm
Pad Size (W × L)Level B
0.42 × 1.00 mm
Pins / Total PadsTopology
8P / 8Pad (SOT_SMALL)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
SOT-23-8
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — INA219AIDCNR (SOT-23-8)

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of INA219AIDCNR (SOT-23-8)?

Manufactured by TI, the INA219AIDCNR is housed in a SOT-23-8 package with 8 pins and a 0.65 mm lead pitch. Key pins include: 1 (IN+: Multiplexed I/O & Peripheral Pin IN+ (General)), 2 (IN –: Multiplexed I/O & Peripheral Pin IN – (General)), 3 (GND: Ground Reference Pin (GND)), 4 (VS: Multiplexed I/O & Peripheral Pin VS (General)), 5 (SCL: Multiplexed I/O & Peripheral Pin SCL (I2C)), 6 (SDA: Multiplexed I/O & Peripheral Pin SDA (I2C)).

What are the IPC-7351B PCB Footprint dimensions for INA219AIDCNR?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), INA219AIDCNR (SOT-23-8) has a nominal body envelope of 1.60 × 2.90 mm, pitch e = 0.65 mm, and 8 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for INA219AIDCNR?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for INA219AIDCNR (TI, SOT-23-8) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (8 pins) & INA219 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1IN+Digital_IOSignal terminal IN+ (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: IN+. Supported peripheral buses: General.
2IN –Digital_IOSignal terminal IN – (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: IN –. Supported peripheral buses: General.
3GNDGND0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks.
4VSDigital_IOSignal terminal VS (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: VS. Supported peripheral buses: General.
5SCLDigital_IOSignal terminal SCL (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SCL. Supported peripheral buses: I2C.
6SDADigital_IOSignal terminal SDA (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SDA. Supported peripheral buses: I2C.
7A0Digital_IOSignal terminal A0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: A0. Supported peripheral buses: General.
8A1Digital_IOSignal terminal A1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: A1. Supported peripheral buses: General.
ExplorePartsPackagesMFRsUpload