Mechanical Dimensions & Land Pattern (WIRELM-SMD_MICROCHIP_RN131G-I-RM481)
Extracted from Datasheet & IPC-7351B NormalizedRecommended Companion BOM & Drop-In Equivalents
Passive external components per reference schematic and 1:1 pin-compatible alternatives| Designator / Replacement MPN | Value / Package | Function & PCB Layout Rule |
|---|---|---|
| N/A BOM | Per application circuit WIRELM-SMD_MICROCHIP_RN131G-I-RM481 | Size power & signal trace widths for rated load current following IPC-2221 clearance rules. |
Technical Frequently Asked Questions (FAQ) — RN131G-I/RM (WIRELM-SMD_MICROCHIP_RN131G-I-RM481)
Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formatsWhat is the Pinout and operating voltage specification of RN131G-I/RM (WIRELM-SMD_MICROCHIP_RN131G-I-RM481)?
Manufactured by MICROCHIP, the RN131G-I/RM is housed in a WIRELM-SMD_MICROCHIP_RN131G-I-RM481 package with 44 pins and a 2.00 mm lead pitch. Key pins include: 1 (SENSOR6: Multiplexed I/O & Peripheral Pin SENSOR6 (General)), 2 (SENSOR4: Multiplexed I/O & Peripheral Pin SENSOR4 (General)), 3 (SENSOR5: Multiplexed I/O & Peripheral Pin SENSOR5 (General)), 4 (SENSOR7: Multiplexed I/O & Peripheral Pin SENSOR7 (General)), 5 (RESET: System Enable & Hardware Reset (RESET)), 6 (EPC-ANT-A: Ground Reference Pin (EPC-ANT-A)).
What are the IPC-7351B PCB Footprint dimensions for RN131G-I/RM?
Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), RN131G-I/RM (WIRELM-SMD_MICROCHIP_RN131G-I-RM481) has a nominal body envelope of 20.00 × 37.00 mm, pitch e = 2.00 mm, and 44 copper pads.
Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for RN131G-I/RM?
You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for RN131G-I/RM (MICROCHIP, WIRELM-SMD_MICROCHIP_RN131G-I-RM481) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.
Static Reference Appendix: Pinout Table (44 pins) & RN131 Family VariantsExpand static table
| Pin # | Signal Name | Electrical Type | Functional Description & Design Notes |
|---|---|---|---|
| 1 | SENSOR6 | Digital_IO | Signal terminal SENSOR6 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SENSOR6. Supported peripheral buses: General. |
| 2 | SENSOR4 | Digital_IO | Signal terminal SENSOR4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SENSOR4. Supported peripheral buses: General. |
| 3 | SENSOR5 | Digital_IO | Signal terminal SENSOR5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SENSOR5. Supported peripheral buses: General. |
| 4 | SENSOR7 | Digital_IO | Signal terminal SENSOR7 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SENSOR7. Supported peripheral buses: General. |
| 5 | RESET | Digital_IO | Active-low hardware reset terminal (RESET): pulling this pin Low resets the processor core and peripherals. |
| 6 | EPC-ANT-A | GND | 0V electrical ground return terminal (EPC-ANT-A) for internal core logic, I/O drivers, and analog sub-blocks. |
| 7 | EPC-ANT-B | GND | 0V electrical ground return terminal (EPC-ANT-B) for internal core logic, I/O drivers, and analog sub-blocks. |
| 8 | SUPERCAP | Digital_IO | Signal terminal SUPERCAP (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SUPERCAP. Supported peripheral buses: General. |
| 9 | FORCE_AWAKE | Digital_IO | Signal terminal FORCE_AWAKE (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: FORCE_AWAKE. Supported peripheral buses: General. |
| 10 | GPIO-13 | Digital_IO | Signal terminal GPIO-13 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: GPIO-13. Supported peripheral buses: General. |
| 11 | GPIO-12 | Digital_IO | Signal terminal GPIO-12 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: GPIO-12. Supported peripheral buses: General. |
| 12 | UART-RX | Digital_IO | Signal terminal UART-RX (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: UART-RX. Supported peripheral buses: UART. |
| 13 | UART-TX | Digital_IO | Signal terminal UART-TX (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: UART-TX. Supported peripheral buses: UART. |
| 14 | Notused | Digital_IO | Signal terminal Notused (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Notused. Supported peripheral buses: General. |
| 15 | Notused | Digital_IO | Signal terminal Notused (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Notused. Supported peripheral buses: General. |
| 16 | Notused | Digital_IO | Signal terminal Notused (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Notused. Supported peripheral buses: General. |
| 17 | 3.3V-REG-OUT | Digital_IO | Signal terminal 3.3V-REG-OUT (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: 3.3V-REG-OUT. Supported peripheral buses: General. |
| 18 | 3.3V-REG-IN | Digital_IO | Signal terminal 3.3V-REG-IN (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: 3.3V-REG-IN. Supported peripheral buses: General. |
| 19 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| 20 | VDD-BATT | Power_In | Primary positive power supply input (VDD-BATT) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V). |
| 21 | VDD-IN | Power_In | Primary positive power supply input (VDD-IN) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V). |
| 22 | DMA-TX | Digital_IO | Signal terminal DMA-TX (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: DMA-TX. Supported peripheral buses: General. |
| 23 | DMA-RX | Digital_IO | Signal terminal DMA-RX (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: DMA-RX. Supported peripheral buses: General. |
| 24 | GPIO-9 | Digital_IO | Signal terminal GPIO-9 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: GPIO-9. Supported peripheral buses: General. |
| 25 | GPIO-8 | Digital_IO | Signal terminal GPIO-8 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: GPIO-8. Supported peripheral buses: General. |
| 26 | GPIO-7 | Digital_IO | Signal terminal GPIO-7 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: GPIO-7. Supported peripheral buses: General. |
| 27 | GPIO-6 | Digital_IO | Signal terminal GPIO-6 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: GPIO-6. Supported peripheral buses: General. |
| 28 | GPIO-5 | Digital_IO | Signal terminal GPIO-5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: GPIO-5. Supported peripheral buses: General. |
| 29 | GPIO-4 | Digital_IO | Signal terminal GPIO-4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: GPIO-4. Supported peripheral buses: General. |
| 30 | SENSOR-1 | Digital_IO | Signal terminal SENSOR-1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SENSOR-1. Supported peripheral buses: General. |
| 31 | SENSOR-2 | Digital_IO | Signal terminal SENSOR-2 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SENSOR-2. Supported peripheral buses: General. |
| 32 | SENSOR-3 | Digital_IO | Signal terminal SENSOR-3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SENSOR-3. Supported peripheral buses: General. |
| 33 | SENSE-PWR | Digital_IO | Signal terminal SENSE-PWR (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SENSE-PWR. Supported peripheral buses: General. |
| 34 | SENSOR-0 | Digital_IO | Signal terminal SENSOR-0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SENSOR-0. Supported peripheral buses: General. |
| 35 | NOCONNECT | Digital_IO | Signal terminal NOCONNECT (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: NOCONNECT. Supported peripheral buses: General. |
| 36 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| 37 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| 38 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| 39 | GND | GND | Bottom exposed die attach pad (GND) providing primary thermal conduction path to the PCB and low-inductance 0V ground return. |
| 40 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| 41 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| 42 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| 43 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| 44 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |








