SY89473UMG (QFN-24-EP(4x4)) — Schematic Symbol, IPC-7351B Footprint & 3D STEP Model

Q: What is the Pinout and operating voltage specification of SY89473UMG (QFN-24-EP(4x4))?

Manufactured by MICROCHIP, the SY89473UMG is housed in a QFN-24-EP(4x4) package with 25 pins and a 0.50 mm lead pitch. Key pins include: 1 (VCC: Power Supply Input (VCC — 3.3V / 5.0V Standard Logic)), 2 (IN0#: Multiplexed I/O & Peripheral Pin IN0# (General)), 3 (VREF-AC0: Multiplexed I/O & Peripheral Pin VREF-AC0 (General)), 4 (VT0: Multiplexed I/O & Peripheral Pin VT0 (General)), 5 (IN0: Multiplexed I/O & Peripheral Pin IN0 (General)), 6 (VCC: Power Supply Input (VCC — 3.3V / 5.0V Standard Logic)).

Q: What are the IPC-7351B PCB Footprint dimensions for SY89473UMG?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), SY89473UMG (QFN-24-EP(4x4)) has a nominal body envelope of 4.00 × 4.00 mm, pitch e = 0.50 mm, and 25 copper pads plus a central exposed thermal pad (EPAD) of 2.70 × 2.70 mm with a 60% IPC-7525 windowed solder paste grid.

Q: Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for SY89473UMG?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for SY89473UMG (MICROCHIP, QFN-24-EP(4x4)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

1. SYMBOL

2. 2D FOOTPRINT

3. 3D CAD MODEL

Package Body: 4.00mm × 4.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (25/25)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D

Pin	Symbol	Type	Function (EN)
1	VCC	Power	Power Supply Input (VCC — 3.3V / 5.0V Standard Logic)
2	IN0#	I/O	Multiplexed I/O & Peripheral Pin IN0# (General)
3	VREF-AC0	Analog	Multiplexed I/O & Peripheral Pin VREF-AC0 (General)
4	VT0	I/O	Multiplexed I/O & Peripheral Pin VT0 (General)
5	IN0	I/O	Multiplexed I/O & Peripheral Pin IN0 (General)
6	VCC	Power	Power Supply Input (VCC — 3.3V / 5.0V Standard Logic)
7	Q0	I/O	Multiplexed I/O & Peripheral Pin Q0 (General)
8	Q0#	I/O	Multiplexed I/O & Peripheral Pin Q0# (General)
9	VCC	Power	Power Supply Input (VCC — 3.3V / 5.0V Standard Logic)
10	VCC	Power	Power Supply Input (VCC — 3.3V / 5.0V Standard Logic)
11	Q1	I/O	Multiplexed I/O & Peripheral Pin Q1 (General)
12	Q1#	I/O	Multiplexed I/O & Peripheral Pin Q1# (General)
13	VCC	Power	Power Supply Input (VCC — 3.3V / 5.0V Standard Logic)
14	GND	GND	Ground Reference Pin (GND)
15	SEL	I/O	Multiplexed I/O & Peripheral Pin SEL (General)
16	NC	I/O	Multiplexed I/O & Peripheral Pin NC (General)
17	GND	GND	Ground Reference Pin (GND)
18	GND	GND	Ground Reference Pin (GND)
19	VCC	Power	Power Supply Input (VCC — 3.3V / 5.0V Standard Logic)
20	IN1#	I/O	Multiplexed I/O & Peripheral Pin IN1# (General)
21	VREF-AC1	Analog	Multiplexed I/O & Peripheral Pin VREF-AC1 (General)
22	VT1	I/O	Multiplexed I/O & Peripheral Pin VT1 (General)
23	IN1	I/O	Multiplexed I/O & Peripheral Pin IN1 (General)
24	VCC	Power	Power Supply Input (VCC — 3.3V / 5.0V Standard Logic)
25	EP	GND	Exposed Thermal & Ground Pad (EP)

PIN 1 VCC

Power

Power Supply Input (VCC — 3.3V / 5.0V Standard Logic)

Design note: PositivePowerSupply:Connectto+25Vor+33Vpowersupply Bypasswith . . . 01µF//001µFlowESRcapacitorsasclosetoVCCpinsaspossible . . .

IPC-7351B Solder Density & Span C/G/Z Tuner

Extracted Drawings Gallery (6 Standard Drawings + 9 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen

1. Realistic 3D PackageREPRESENTATIVE

SY89473UMG (QFN-24-EP(4x4)) - 1. Realistic 3D Package

Detailed solid 3D bodyExpand ›

2. Standard Pinout (Top View)CLEANROOM PINOUT

SY89473UMG (QFN-24-EP(4x4)) - 2. Standard Pinout (Top View)

True package pinout (25 pins)Expand ›

3. Original Datasheet PinoutPDF PINOUT

SY89473UMG (QFN-24-EP(4x4)) - 3. Original Datasheet Pinout

Uncropped datasheet pin diagramExpand ›

4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS

SY89473UMG (QFN-24-EP(4x4)) - 4. Package Dimensions (D×E×A)

QFN-24-EP(4x4) · 4.00×4.00mm · Pitch 0.50mmExpand ›

5. Recommended Land PatternLAND PATTERN

SY89473UMG (QFN-24-EP(4x4)) - 5. Recommended Land Pattern

IPC-7351B Footprint (25 Pads)Expand ›

6. Application SchematicSCHEMATIC

SY89473UMG (QFN-24-EP(4x4)) - 6. Application Schematic

Typical Application SchematicExpand ›

Original Datasheet Pinouts & Technical Drawings (9 figures · Page 1/1)

Showing 1–9 of 9 uncropped original figures for SY89473

P1 · p01_fig01695×136px

General Description

P1 · p01_fig02743×598px

Functional Block Diagram

P2 · p02_fig01543×542px

24-Pin QFN

P2 · p02_fig01P2

Datasheet Page 2 (p02_fig01)

P10 · p10_fig01786×413px

LVPECL Output Interface Applications

P10 · p10_fig02892×499px

Figure 4a. Parallel Termination-Thevenin Equivalent

P10 · p10_fig02P10

Datasheet Page 10 (p10_fig02)

P11 · p11_fig011776×1281px

24-Pin QFN

P11 · p11_fig01P11

Datasheet Page 11 (p11_fig01)

Technical Specifications & Part Details (SY89473UMG)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)

Standard Electronic & Interconnect Component

Detailed Overview:SY89473UMG (QFN-24-EP(4x4)) is a 24-pin standard electronic & interconnect component featuring a 4.00 × 4.00 × 0.85 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 1.8V ~ 5.5V (Theo Datasheet) supply operation across 40°C to +85°C with integrated Standard I/O / Passive interfaces.

Operating Supply VoltageV_CC / V_DD

1.8V ~ 5.5V (Theo Datasheet)

Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins

Ambient Operating TemperatureT_A

40°C to +85°C

Industrial temperature grade; T_J(max) = +125°C

Clock / RF Operating Frequencyf_CLK / f_RF

2.5GHz

Extracted from authoritative PDF specification tables

Current & Power RatingI_OUT / I_CC

I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA

Observe per-pin absolute maximum current limits

Package Envelope (D × E × A)D × E × A

4.00 × 4.00 × 0.85 mm (A1=0.03 mm)

Package family: QFN (QFN-24-EP(4x4))

Pin Count & Lead PitchN / e

24 Pins | Pitch e = 0.50 mm (19.7 mil)

Normalized to Center-to-Center Span C per IPC-7351B

Integrated Peripheral InterfacesBuses

Standard I/O / Passive

Cross-linked with 4D Pinout & Schematic Symbol

Reflow & Moisture SensitivityIPC / MSL

IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3

60% windowed solder paste stencil on thermal EPAD

Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.

Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export

5/5 PASS

IEEE-315 Symbol25 auto-grouped pins

IPC-7351B Land Pattern25 pads · Pitch 0.50mm

IPC-7525 60% Solder PasteEPAD 2.70×2.70mm windowed grid

DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm

3D STEP AP214 & GLBAligned coordinate origin (0,0,0)

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet

5.00 PCB Verified

Mechanical Dimensions & Land Pattern (QFN-24-EP(4x4))

Extracted from Datasheet & IPC-7351B Normalized

Package Body (D × E)Nominal

4.00 × 4.00 mm

Height (A) & Pitch (e)IPC-7351B

A=0.85mm · e=0.50mm

Pad Size (W × L)Level B

0.28 × 0.80 mm

Pins / Total PadsTopology

25P / 25Pad (QUAD_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives

DFM READY

Designator / Replacement MPN	Value / Package	Function & PCB Layout Rule
N/A BOM	Per application circuit QFN-24-EP(4x4)	Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — SY89473UMG (QFN-24-EP(4x4))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats

IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of SY89473UMG (QFN-24-EP(4x4))?

Manufactured by MICROCHIP, the SY89473UMG is housed in a QFN-24-EP(4x4) package with 25 pins and a 0.50 mm lead pitch. Key pins include: 1 (VCC: Power Supply Input (VCC — 3.3V / 5.0V Standard Logic)), 2 (IN0#: Multiplexed I/O & Peripheral Pin IN0# (General)), 3 (VREF-AC0: Multiplexed I/O & Peripheral Pin VREF-AC0 (General)), 4 (VT0: Multiplexed I/O & Peripheral Pin VT0 (General)), 5 (IN0: Multiplexed I/O & Peripheral Pin IN0 (General)), 6 (VCC: Power Supply Input (VCC — 3.3V / 5.0V Standard Logic)).

What are the IPC-7351B PCB Footprint dimensions for SY89473UMG?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), SY89473UMG (QFN-24-EP(4x4)) has a nominal body envelope of 4.00 × 4.00 mm, pitch e = 0.50 mm, and 25 copper pads plus a central exposed thermal pad (EPAD) of 2.70 × 2.70 mm with a 60% IPC-7525 windowed solder paste grid.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for SY89473UMG?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for SY89473UMG (MICROCHIP, QFN-24-EP(4x4)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (25 pins) & SY89473 Family VariantsExpand static table

Pin #	Signal Name	Electrical Type	Functional Description & Design Notes
1	VCC	Power_In	Primary positive power supply input (VCC) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
2	IN0#	Digital_IO	Signal terminal IN0# (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: IN0#. Supported peripheral buses: General.
3	VREF-AC0	Analog	Signal terminal VREF-AC0 (Analog, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: VREF-AC0. Supported peripheral buses: General.
4	VT0	Digital_IO	Signal terminal VT0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: VT0. Supported peripheral buses: General.
5	IN0	Digital_IO	Signal terminal IN0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: IN0. Supported peripheral buses: General.
6	VCC	Power_In	Primary positive power supply input (VCC) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
7	Q0	Digital_IO	Signal terminal Q0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Q0. Supported peripheral buses: General.
8	Q0#	Digital_IO	Signal terminal Q0# (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Q0#. Supported peripheral buses: General.
9	VCC	Power_In	Primary positive power supply input (VCC) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
10	VCC	Power_In	Primary positive power supply input (VCC) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
11	Q1	Digital_IO	Signal terminal Q1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Q1. Supported peripheral buses: General.
12	Q1#	Digital_IO	Signal terminal Q1# (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Q1#. Supported peripheral buses: General.
13	VCC	Power_In	Primary positive power supply input (VCC) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
14	GND	GND	0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks.
15	SEL	Digital_IO	Signal terminal SEL (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: SEL. Supported peripheral buses: General.
16	NC	NC	Signal terminal NC (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: NC. Supported peripheral buses: General.
17	GND	GND	0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks.
18	GND	GND	0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks.
19	VCC	Power_In	Primary positive power supply input (VCC) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
20	IN1#	Digital_IO	Signal terminal IN1# (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: IN1#. Supported peripheral buses: General.
21	VREF-AC1	Analog	Signal terminal VREF-AC1 (Analog, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: VREF-AC1. Supported peripheral buses: General.
22	VT1	Digital_IO	Signal terminal VT1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: VT1. Supported peripheral buses: General.
23	IN1	Digital_IO	Signal terminal IN1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: IN1. Supported peripheral buses: General.
24	VCC	Power_In	Primary positive power supply input (VCC) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
25	EP	GND	Bottom exposed die attach pad (EP) providing primary thermal conduction path to the PCB and low-inductance 0V ground return.

4D Studio: SY89473UMG Permalink: /part/C514078 MICROCHIP QFN-24-EP(4x4)All Packages All Manufacturers