ChipDocs.org
⌘K
2284 PARTSUpload PDF
ZL30263LDF1 (QFN-56-EP(8x8)) — Symbol, Footprint IPC-7351B & 3D STEP Model

ZL30263LDF1

MICROCHIPID: C2665288QFN-56-EP(8x8) · 57 Pins · Pitch 0.50mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · ZL30263LDF1 (QFN-56-EP(8x8))112OC3P3OC3N4VDDL5OC2N6OC2P7VDDOA8OC1P9OC1N10VDDL11VDDH12XA13XB14VDDL15IC1P16IC1N17VDDH18IC2P19IC2N20IC3P21TEST/GPIO322AC1/GPIO123AC0/GPIO024SCL/SCLK25SDA/MOSI26IF1/MISO27IF0/CSN28AC2/GPIO229RSTN57EP56OC4N55OC4P54VDDOC53OC5P52OC5N51VDDL50VDDL49VDDL48OC6N47OC6P46VDDOD45OC7P44OC7N43VDDOE42VDDH41OC8P40OC8N39VDDL38OC9N37OC9P36VDDOF35OC10P34OC10N33VDDL32VDDH31VDDL30VDDIOGrid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.843.238.133.027.922.917.812.77.62.5-2.5-7.6-12.7-17.8-22.9-27.9-33.0-38.1-43.2mm
2. 2D FOOTPRINT
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657E=8.00mm · Pitch e=0.50mmD=8.00mm-6-5-4-3-2-101234566543210-1-2-3-4-5-6mm
3. 3D CAD MODEL
Package Body: 8.00mm × 8.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (57/57)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
11I/OMultiplexed I/O & Peripheral Pin 1 (General)
2OC3PI/OMultiplexed I/O & Peripheral Pin OC3P (General)
3OC3NI/OMultiplexed I/O & Peripheral Pin OC3N (General)
4VDDLPowerPower Supply Input (VDDL — 1.5V to 3.3V)
5OC2NI/OMultiplexed I/O & Peripheral Pin OC2N (General)
6OC2PI/OMultiplexed I/O & Peripheral Pin OC2P (General)
7VDDOAPowerPower Supply Input (VDDOA — 1.5V to 3.3V)
8OC1PI/OMultiplexed I/O & Peripheral Pin OC1P (General)
9OC1NI/OMultiplexed I/O & Peripheral Pin OC1N (General)
10VDDLPowerPower Supply Input (VDDL — 1.5V to 3.3V)
11VDDHPowerPower Supply Input (VDDH — 1.5V to 3.3V)
12XAI/OMultiplexed I/O & Peripheral Pin XA (General)
13XBI/OMultiplexed I/O & Peripheral Pin XB (General)
14VDDLPowerPower Supply Input (VDDL — 1.5V to 3.3V)
15IC1PI/OMultiplexed I/O & Peripheral Pin IC1P (General)
16IC1NI/OMultiplexed I/O & Peripheral Pin IC1N (General)
17VDDHPowerPower Supply Input (VDDH — 1.5V to 3.3V)
18IC2PI/OMultiplexed I/O & Peripheral Pin IC2P (General)
19IC2NI/OMultiplexed I/O & Peripheral Pin IC2N (General)
20IC3PI/OMultiplexed I/O & Peripheral Pin IC3P (General)
21TEST/GPIO3I/OMultiplexed I/O & Peripheral Pin TEST/GPIO3 (CAN)
22AC1/GPIO1I/OMultiplexed I/O & Peripheral Pin AC1/GPIO1 (General)
23AC0/GPIO0I/OMultiplexed I/O & Peripheral Pin AC0/GPIO0 (General)
24SCL/SCLKI/OMultiplexed I/O & Peripheral Pin SCL/SCLK (SPI, I2C)
25SDA/MOSII/OMultiplexed I/O & Peripheral Pin SDA/MOSI (SPI, I2C)
26IF1/MISOI/OMultiplexed I/O & Peripheral Pin IF1/MISO (SPI)
27IF0/CSNI/OMultiplexed I/O & Peripheral Pin IF0/CSN (SPI)
28AC2/GPIO2I/OMultiplexed I/O & Peripheral Pin AC2/GPIO2 (General)
29RSTNI/OMultiplexed I/O & Peripheral Pin RSTN (General)
30VDDIOPowerPower Supply Input (VDDIO — 1.5V to 3.3V)
31VDDLPowerPower Supply Input (VDDL — 1.5V to 3.3V)
32VDDHPowerPower Supply Input (VDDH — 1.5V to 3.3V)
33VDDLPowerPower Supply Input (VDDL — 1.5V to 3.3V)
34OC10NI/OMultiplexed I/O & Peripheral Pin OC10N (General)
35OC10PI/OMultiplexed I/O & Peripheral Pin OC10P (General)
36VDDOFPowerPower Supply Input (VDDOF — 1.5V to 3.3V)
37OC9PI/OMultiplexed I/O & Peripheral Pin OC9P (General)
38OC9NI/OMultiplexed I/O & Peripheral Pin OC9N (General)
39VDDLPowerPower Supply Input (VDDL — 1.5V to 3.3V)
40OC8NI/OMultiplexed I/O & Peripheral Pin OC8N (General)
41OC8PI/OMultiplexed I/O & Peripheral Pin OC8P (General)
42VDDHPowerPower Supply Input (VDDH — 1.5V to 3.3V)
43VDDOEPowerPower Supply Input (VDDOE — 1.5V to 3.3V)
44OC7NI/OMultiplexed I/O & Peripheral Pin OC7N (General)
45OC7PI/OMultiplexed I/O & Peripheral Pin OC7P (General)
46VDDODPowerPower Supply Input (VDDOD — 1.5V to 3.3V)
47OC6PI/OMultiplexed I/O & Peripheral Pin OC6P (General)
48OC6NI/OMultiplexed I/O & Peripheral Pin OC6N (General)
49VDDLPowerPower Supply Input (VDDL — 1.5V to 3.3V)
50VDDLPowerPower Supply Input (VDDL — 1.5V to 3.3V)
51VDDLPowerPower Supply Input (VDDL — 1.5V to 3.3V)
52OC5NI/OMultiplexed I/O & Peripheral Pin OC5N (General)
53OC5PI/OMultiplexed I/O & Peripheral Pin OC5P (General)
54VDDOCPowerPower Supply Input (VDDOC — 1.5V to 3.3V)
55OC4PI/OMultiplexed I/O & Peripheral Pin OC4P (General)
56OC4NI/OMultiplexed I/O & Peripheral Pin OC4N (General)
57EPGNDExposed Thermal & Ground Pad (EP)
PIN 1 1
I/O
Multiplexed I/O & Peripheral Pin 1 (General)
Design note: ExternalSPIEEPROM
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 6 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: ZL30263LDF1 (MICROCHIP · QFN-56-EP(8x8))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
ZL30263LDF1 (QFN-56-EP(8x8)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
ZL30263LDF1 (QFN-56-EP(8x8)) - 2. Standard Pinout (Top View)
True package pinout (57 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
ZL30263LDF1 (QFN-56-EP(8x8)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
ZL30263LDF1 (QFN-56-EP(8x8)) - 4. Package Dimensions (D×E×A)
QFN-56-EP(8x8) · 8.00×8.00mm · Pitch 0.50mmExpand ›
5. Recommended Land PatternLAND PATTERN
ZL30263LDF1 (QFN-56-EP(8x8)) - 5. Recommended Land Pattern
IPC-7351B Footprint (57 Pads)Expand ›
6. Application SchematicSCHEMATIC
ZL30263LDF1 (QFN-56-EP(8x8)) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (6 figures · Page 1/1)
Showing 1–6 of 6 uncropped original figures for ZL30263
P1 · p01_fig01886×169px
ZL30263LDF1 (QFN-56-EP(8x8)) — Register Map: Section 6.2
Register Map: Section 6.2
P1 · p01_fig021916×683px
ZL30263LDF1 (QFN-56-EP(8x8)) — Figure 1 - Functional Block Diagram
Figure 1 - Functional Block Diagram
P7 · p07_fig011926×2400px
ZL30263LDF1 (QFN-56-EP(8x8)) — 7 | Microsemi Confidential | Table 1 - Pin Descriptions | Pin # Name Type Description | 15, 16 18, 19 20 | IC1P, IC1N IC2P, IC2N | IC3P | I I I | Input Clock Pins Differential or Single-ended signal format. Programmable frequency. Different
7 | Microsemi Confidential | Table 1 - Pin Descriptions | Pin # Name Type Description | 15, 16 18, 19 20 | IC1P, IC1N IC2P, IC2N | IC3P | I I I | Input Clock Pins Differential or Single-ended signal format. Programmable frequency. Different
P92 · p92_fig011254×2617px
ZL30263LDF1 (QFN-56-EP(8x8)) — ZL30260-ZL30263 Data Sheet
ZL30260-ZL30263 Data Sheet
P92 · p92_fig01P92
ZL30263LDF1 (QFN-56-EP(8x8)) — Datasheet Page 92 (p92_fig01)
Datasheet Page 92 (p92_fig01)
P94 · p94_fig01365×276px
ZL30263LDF1 (QFN-56-EP(8x8)) — Microsemi Corporate Headquarters One Enterprise Aliso Viejo, CA 92656 USA
Microsemi Corporate Headquarters One Enterprise Aliso Viejo, CA 92656 USA

Technical Specifications & Part Details (ZL30263LDF1)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Standard Electronic & Interconnect Component
Detailed Overview:ZL30263LDF1 (QFN-56-EP(8x8)) is a 56-pin standard electronic & interconnect component featuring a 8.00 × 8.00 × 0.90 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 1.5V to 3.3V supply operation across -40°C ~ +85°C (Industrial Grade) with integrated SPI, I2C, CAN interfaces.
Operating Supply VoltageV_CC / V_DD
1.5V to 3.3V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
9.72MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
8.00 × 8.00 × 0.90 mm (A1=0.03 mm)
Package family: QFN (QFN-56-EP(8x8))
Pin Count & Lead PitchN / e
56 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
SPI, I2C, CAN
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol57 auto-grouped pins
OK
IPC-7351B Land Pattern57 pads · Pitch 0.50mm
OK
IPC-7525 60% Solder PasteEPAD 6.40×6.40mm windowed grid
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (QFN-56-EP(8x8))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
8.00 × 8.00 mm
Height (A) & Pitch (e)IPC-7351B
A=0.90mm · e=0.50mm
Pad Size (W × L)Level B
0.28 × 0.80 mm
Pins / Total PadsTopology
57P / 57Pad (QUAD_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
QFN-56-EP(8x8)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — ZL30263LDF1 (QFN-56-EP(8x8))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of ZL30263LDF1 (QFN-56-EP(8x8))?

Manufactured by MICROCHIP, the ZL30263LDF1 is housed in a QFN-56-EP(8x8) package with 57 pins and a 0.50 mm lead pitch, supporting a VCC supply range of 1.5V to 3.3V. Key pins include: 1 (1: Multiplexed I/O & Peripheral Pin 1 (General)), 2 (OC3P: Multiplexed I/O & Peripheral Pin OC3P (General)), 3 (OC3N: Multiplexed I/O & Peripheral Pin OC3N (General)), 4 (VDDL: Power Supply Input (VDDL — 1.5V to 3.3V)), 5 (OC2N: Multiplexed I/O & Peripheral Pin OC2N (General)), 6 (OC2P: Multiplexed I/O & Peripheral Pin OC2P (General)).

What are the IPC-7351B PCB Footprint dimensions for ZL30263LDF1?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), ZL30263LDF1 (QFN-56-EP(8x8)) has a nominal body envelope of 8.00 × 8.00 mm, pitch e = 0.50 mm, and 57 copper pads plus a central exposed thermal pad (EPAD) of 6.40 × 6.40 mm with a 60% IPC-7525 windowed solder paste grid.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for ZL30263LDF1?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for ZL30263LDF1 (MICROCHIP, QFN-56-EP(8x8)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (57 pins) & ZL30263 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
11Digital_IOSignal terminal 1 (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: 1. Supported peripheral buses: General.
2OC3PDigital_IOSignal terminal OC3P (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC3P. Supported peripheral buses: General.
3OC3NDigital_IOSignal terminal OC3N (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC3N. Supported peripheral buses: General.
4VDDLPower_InPrimary positive power supply input (VDDL) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
5OC2NDigital_IOSignal terminal OC2N (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC2N. Supported peripheral buses: General.
6OC2PDigital_IOSignal terminal OC2P (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC2P. Supported peripheral buses: General.
7VDDOAPower_InPrimary positive power supply input (VDDOA) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
8OC1PDigital_IOSignal terminal OC1P (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC1P. Supported peripheral buses: General.
9OC1NDigital_IOSignal terminal OC1N (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC1N. Supported peripheral buses: General.
10VDDLPower_InPrimary positive power supply input (VDDL) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
11VDDHPower_InPrimary positive power supply input (VDDH) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
12XADigital_IOSignal terminal XA (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: XA. Supported peripheral buses: General.
13XBDigital_IOSignal terminal XB (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: XB. Supported peripheral buses: General.
14VDDLPower_InPrimary positive power supply input (VDDL) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
15IC1PDigital_IOSignal terminal IC1P (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: IC1P. Supported peripheral buses: General.
16IC1NDigital_IOSignal terminal IC1N (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: IC1N. Supported peripheral buses: General.
17VDDHPower_InPrimary positive power supply input (VDDH) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
18IC2PDigital_IOSignal terminal IC2P (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: IC2P. Supported peripheral buses: General.
19IC2NDigital_IOSignal terminal IC2N (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: IC2N. Supported peripheral buses: General.
20IC3PDigital_IOSignal terminal IC3P (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: IC3P. Supported peripheral buses: General.
21TEST/GPIO3Digital_IOSignal terminal TEST/GPIO3 (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: TEST/GPIO3. Supported peripheral buses: CAN.
22AC1/GPIO1Digital_IOSignal terminal AC1/GPIO1 (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: AC1/GPIO1. Supported peripheral buses: General.
23AC0/GPIO0Digital_IOSignal terminal AC0/GPIO0 (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: AC0/GPIO0. Supported peripheral buses: General.
24SCL/SCLKDigital_IOSignal terminal SCL/SCLK (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: SPICLOCK. Supported peripheral buses: SPI, I2C.
25SDA/MOSIDigital_IOSignal terminal SDA/MOSI (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: SPIMASTER. Supported peripheral buses: SPI, I2C.
26IF1/MISODigital_IOSignal terminal IF1/MISO (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: SPIMASTER, SPIMISO, SPIS. Supported peripheral buses: SPI.
27IF0/CSNDigital_IOSignal terminal IF0/CSN (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: SPICHIPSELECT. Supported peripheral buses: SPI.
28AC2/GPIO2Digital_IOSignal terminal AC2/GPIO2 (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: AC2/GPIO2. Supported peripheral buses: General.
29RSTNDigital_IOSignal terminal RSTN (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: RSTN. Supported peripheral buses: General.
30VDDIOPower_InPrimary positive power supply input (VDDIO) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
31VDDLPower_InPrimary positive power supply input (VDDL) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
32VDDHPower_InPrimary positive power supply input (VDDH) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
33VDDLPower_InPrimary positive power supply input (VDDL) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
34OC10NDigital_IOSignal terminal OC10N (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC10N. Supported peripheral buses: General.
35OC10PDigital_IOSignal terminal OC10P (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC10P. Supported peripheral buses: General.
36VDDOFPower_InPrimary positive power supply input (VDDOF) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
37OC9PDigital_IOSignal terminal OC9P (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC9P. Supported peripheral buses: General.
38OC9NDigital_IOSignal terminal OC9N (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC9N. Supported peripheral buses: General.
39VDDLPower_InPrimary positive power supply input (VDDL) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
40OC8NDigital_IOSignal terminal OC8N (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC8N. Supported peripheral buses: General.
41OC8PDigital_IOSignal terminal OC8P (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC8P. Supported peripheral buses: General.
42VDDHPower_InPrimary positive power supply input (VDDH) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
43VDDOEPower_InPrimary positive power supply input (VDDOE) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
44OC7NDigital_IOSignal terminal OC7N (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC7N. Supported peripheral buses: General.
45OC7PDigital_IOSignal terminal OC7P (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC7P. Supported peripheral buses: General.
46VDDODPower_InPrimary positive power supply input (VDDOD) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
47OC6PDigital_IOSignal terminal OC6P (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC6P. Supported peripheral buses: General.
48OC6NDigital_IOSignal terminal OC6N (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC6N. Supported peripheral buses: General.
49VDDLPower_InPrimary positive power supply input (VDDL) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
50VDDLPower_InPrimary positive power supply input (VDDL) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
51VDDLPower_InPrimary positive power supply input (VDDL) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
52OC5NDigital_IOSignal terminal OC5N (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC5N. Supported peripheral buses: General.
53OC5PDigital_IOSignal terminal OC5P (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC5P. Supported peripheral buses: General.
54VDDOCPower_InPrimary positive power supply input (VDDOC) operating in the 1.5V to 3.3V domain (Max rating: 3.3V).
55OC4PDigital_IOSignal terminal OC4P (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC4P. Supported peripheral buses: General.
56OC4NDigital_IOSignal terminal OC4N (I/O, 1.5V to 3.3V domain). Multiplexed alternate functions: OC4N. Supported peripheral buses: General.
57EPGNDBottom exposed die attach pad (EP) providing primary thermal conduction path to the PCB and low-inductance 0V ground return.
ExplorePartsPackagesMFRsUpload