Mechanical Dimensions & Land Pattern (SSOP-28-208mil)
Extracted from Datasheet & IPC-7351B NormalizedRecommended Companion BOM & Drop-In Equivalents
Passive external components per reference schematic and 1:1 pin-compatible alternatives| Designator / Replacement MPN | Value / Package | Function & PCB Layout Rule |
|---|---|---|
| N/A BOM | Per application circuit SSOP-28-208mil | Size power & signal trace widths for rated load current following IPC-2221 clearance rules. |
Technical Frequently Asked Questions (FAQ) — PIC18LF26K80-I/SS (SSOP-28-208mil)
Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formatsWhat is the Pinout and operating voltage specification of PIC18LF26K80-I/SS (SSOP-28-208mil)?
Manufactured by MICROCHIP, the PIC18LF26K80-I/SS is housed in a SSOP-28-208mil package with 28 pins and a 0.65 mm lead pitch, supporting a VCC supply range of 1.8V to 5.5V. Key pins include: 1 (RE3/MCLR#: Multiplexed I/O & Peripheral Pin RE3/MCLR# (General)), 2 (RA0/AN0/CVREF/ULPWU: Multiplexed I/O & Peripheral Pin RA0/AN0/CVREF/ULPWU (General)), 3 (RA1/AN1: Multiplexed I/O & Peripheral Pin RA1/AN1 (General)), 4 (RA2/AN2/VREF-: Multiplexed I/O & Peripheral Pin RA2/AN2/VREF- (General)), 5 (RA3/AN3/VREF+: Multiplexed I/O & Peripheral Pin RA3/AN3/VREF+ (General)), 6 (VDDCORE/VCAP: Power Supply Input (VDDCORE/VCAP — 1.8V to 5.5V)).
What are the IPC-7351B PCB Footprint dimensions for PIC18LF26K80-I/SS?
Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), PIC18LF26K80-I/SS (SSOP-28-208mil) has a nominal body envelope of 5.30 × 10.20 mm, pitch e = 0.65 mm, and 28 copper pads.
Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for PIC18LF26K80-I/SS?
You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for PIC18LF26K80-I/SS (MICROCHIP, SSOP-28-208mil) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.
Static Reference Appendix: Pinout Table (28 pins) & PIC18LF26K80 Family VariantsExpand static table
| Pin # | Signal Name | Electrical Type | Functional Description & Design Notes |
|---|---|---|---|
| 1 | RE3/MCLR# | Digital_IO | Signal terminal RE3/MCLR# (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RE3/MCLR#. Supported peripheral buses: General. |
| 2 | RA0/AN0/CVREF/ULPWU | Analog | Signal terminal RA0/AN0/CVREF/ULPWU (Analog, 1.8V to 5.5V domain). Multiplexed alternate functions: RA0/AN0/CVREF/ULPWU. Supported peripheral buses: General. |
| 3 | RA1/AN1 | Digital_IO | Signal terminal RA1/AN1 (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RA1/AN1. Supported peripheral buses: General. |
| 4 | RA2/AN2/VREF- | Analog | Signal terminal RA2/AN2/VREF- (Analog, 1.8V to 5.5V domain). Multiplexed alternate functions: RA2/AN2/VREF-. Supported peripheral buses: General. |
| 5 | RA3/AN3/VREF+ | Analog | Signal terminal RA3/AN3/VREF+ (Analog, 1.8V to 5.5V domain). Multiplexed alternate functions: RA3/AN3/VREF+. Supported peripheral buses: General. |
| 6 | VDDCORE/VCAP | Power_In | Primary positive power supply input (VDDCORE/VCAP) operating in the 1.8V to 5.5V domain (Max rating: 5.5V). |
| 7 | NC | No_Connect | No Connect (Leave Floating) |
| 8 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
| 9 | RA7/OSC1/CLKIN | Digital_IO | Signal terminal RA7/OSC1/CLKIN (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RA7/OSC1/CLKIN. Supported peripheral buses: RTC/CLK. |
| 10 | RA6/OSC2/CLKOUT | Digital_IO | Signal terminal RA6/OSC2/CLKOUT (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RA6/OSC2/CLKOUT. Supported peripheral buses: RTC/CLK. |
| 11 | RC0/SOSCO/SCLKI | Digital_IO | Signal terminal RC0/SOSCO/SCLKI (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC0/SOSCO/SCLKI. Supported peripheral buses: SPI, I2C. |
| 12 | RC1/ISOSCI | Digital_IO | Signal terminal RC1/ISOSCI (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC1/ISOSCI. Supported peripheral buses: General. |
| 13 | RC2/T1G/CCP2 | Digital_IO | Signal terminal RC2/T1G/CCP2 (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC2/T1G/CCP2. Supported peripheral buses: General. |
| 14 | RC3/REFO/SCL/SCK | Digital_IO | Signal terminal RC3/REFO/SCL/SCK (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC3/REFO/SCL/SCK. Supported peripheral buses: SPI, I2C. |
| 15 | RC4/SDI/SDA | Digital_IO | Signal terminal RC4/SDI/SDA (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC4/SDI/SDA. Supported peripheral buses: I2C. |
| 16 | RC5/SDO | Digital_IO | Signal terminal RC5/SDO (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC5/SDO. Supported peripheral buses: General. |
| 17 | RC6/CANTX/TX1/CK1/CCP3 | RF_50Ohm | Signal terminal RC6/CANTX/TX1/CK1/CCP3 (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC6/CANTX/TX1/CK1/CCP3. Supported peripheral buses: CAN. |
| 18 | RC7/CANRX/RX1/DT1/CCP4 | Digital_IO | Signal terminal RC7/CANRX/RX1/DT1/CCP4 (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC7/CANRX/RX1/DT1/CCP4. Supported peripheral buses: CAN. |
| 19 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
| 20 | VDD | Power_In | Primary positive power supply input (VDD) operating in the 1.8V to 5.5V domain (Max rating: 5.5V). |
| 21 | IO10 | Digital_IO | GPIO10 / RTC_GPIO10 / TOUCH10 / ADC1_CH9 / FSPICS0 |
| 22 | IO11 | Digital_IO | GPIO11 / RTC_GPIO11 / TOUCH11 / ADC2_CH0 / FSPID |
| 23 | IO12 | Digital_IO | GPIO12 / RTC_GPIO12 / TOUCH12 / ADC2_CH1 / FSPICLK |
| 24 | IO13 | Digital_IO | GPIO13 / RTC_GPIO13 / TOUCH13 / ADC2_CH2 / FSPIQ |
| 25 | IO14 | Digital_IO | GPIO14 / RTC_GPIO14 / TOUCH14 / ADC2_CH3 / FSPIWP |
| 26 | IO21 | Digital_IO | GPIO21 / RTC_GPIO21 |
| 27 | RB6/PGC/TX2/CK2/KBI2 | Digital_IO | Signal terminal RB6/PGC/TX2/CK2/KBI2 (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RB6/PGC/TX2/CK2/KBI2. Supported peripheral buses: General. |
| 28 | MCLR/RE3 MCLR RE3 | Digital_IO | Signal terminal MCLR/RE3 MCLR RE3 (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: MCLR/RE3 MCLR RE3. Supported peripheral buses: General. |












