PIC18LF26K80-I/SS (SSOP-28-208mil) — Symbol, Footprint IPC-7351B & 3D STEP Model

PIC18LF26K80-I/SS

MICROCHIPSSOP-28-208mil · 28 Pins · Pitch 0.65mmIPC TOLERANCE VARIATION5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · PIC18LF26K80-I/SS (SSOP-28-208mil)1RE3/MCLR#2RA0/AN0/CVRE3RA1/AN14RA2/AN2/VREF5RA3/AN3/VREF6VDDCORE/VCAP7NC8VSS9RA7/OSC1/CLK10RA6/OSC2/CLK11RC0/SOSCO/SC12RC1/ISOSCI13RC2/T1G/CCP214RC3/REFO/SCL28MCLR/RE3 MCL27RB6/PGC/TX2/26IO2125IO1424IO1323IO1222IO1121IO1020VDD19VSS18RC7/CANRX/RX17RC6/CANTX/TX16RC5/SDO15RC4/SDI/SDAGrid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.822.917.812.77.62.5-2.5-7.6-12.7-17.8-22.9mm
2. 2D FOOTPRINT
12345678910111213141516171819202122232425262728E=5.30mm · Pitch e=0.65mmD=10.20mm-7-5-3-113577531-1-3-5-7mm
3. 3D CAD MODEL
Package Body: 5.30mm × 10.20mm · Pitch: 0.65mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (28/28)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1RE3/MCLR#I/OMultiplexed I/O & Peripheral Pin RE3/MCLR# (General)
2RA0/AN0/CVREF/ULPWUAnalogMultiplexed I/O & Peripheral Pin RA0/AN0/CVREF/ULPWU (General)
3RA1/AN1I/OMultiplexed I/O & Peripheral Pin RA1/AN1 (General)
4RA2/AN2/VREF-AnalogMultiplexed I/O & Peripheral Pin RA2/AN2/VREF- (General)
5RA3/AN3/VREF+AnalogMultiplexed I/O & Peripheral Pin RA3/AN3/VREF+ (General)
6VDDCORE/VCAPPowerPower Supply Input (VDDCORE/VCAP — 1.8V to 5.5V)
7NCNCNo Connect (Leave Floating)
8VSSGNDGround Reference Pin (VSS)
9RA7/OSC1/CLKINI/OMultiplexed I/O & Peripheral Pin RA7/OSC1/CLKIN (RTC/CLK)
10RA6/OSC2/CLKOUTI/OMultiplexed I/O & Peripheral Pin RA6/OSC2/CLKOUT (RTC/CLK)
11RC0/SOSCO/SCLKII/OMultiplexed I/O & Peripheral Pin RC0/SOSCO/SCLKI (SPI, I2C)
12RC1/ISOSCII/OMultiplexed I/O & Peripheral Pin RC1/ISOSCI (General)
13RC2/T1G/CCP2I/OMultiplexed I/O & Peripheral Pin RC2/T1G/CCP2 (General)
14RC3/REFO/SCL/SCKI/OMultiplexed I/O & Peripheral Pin RC3/REFO/SCL/SCK (SPI, I2C)
15RC4/SDI/SDAI/OMultiplexed I/O & Peripheral Pin RC4/SDI/SDA (I2C)
16RC5/SDOI/OMultiplexed I/O & Peripheral Pin RC5/SDO (General)
17RC6/CANTX/TX1/CK1/CCP3I/OMultiplexed I/O & Peripheral Pin RC6/CANTX/TX1/CK1/CCP3 (CAN)
18RC7/CANRX/RX1/DT1/CCP4I/OMultiplexed I/O & Peripheral Pin RC7/CANRX/RX1/DT1/CCP4 (CAN)
19VSSGNDGround Reference Pin (VSS)
20VDDPowerPower Supply Input (VDD — 1.8V to 5.5V)
21IO10I/OGPIO10 / RTC_GPIO10 / TOUCH10 / ADC1_CH9 / FSPICS0
22IO11I/OGPIO11 / RTC_GPIO11 / TOUCH11 / ADC2_CH0 / FSPID
23IO12I/OGPIO12 / RTC_GPIO12 / TOUCH12 / ADC2_CH1 / FSPICLK
24IO13I/OGPIO13 / RTC_GPIO13 / TOUCH13 / ADC2_CH2 / FSPIQ
25IO14I/OGPIO14 / RTC_GPIO14 / TOUCH14 / ADC2_CH3 / FSPIWP
26IO21I/OGPIO21 / RTC_GPIO21
27RB6/PGC/TX2/CK2/KBI2I/OMultiplexed I/O & Peripheral Pin RB6/PGC/TX2/CK2/KBI2 (General)
28MCLR/RE3 MCLR RE3I/OMultiplexed I/O & Peripheral Pin MCLR/RE3 MCLR RE3 (General)
PIN 1 RE3/MCLR#
I/O
Multiplexed I/O & Peripheral Pin RE3/MCLR# (General)
Design note: Signal terminal RE3/MCLR# (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RE3/MCLR#. Supported peripheral buses: General.
IPC-7351B Solder Density & Span C/G/Z Tuner

Extracted Drawings Gallery (6 Standard Drawings + 12 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
1. Realistic 3D PackageREPRESENTATIVE
PIC18LF26K80-I/SS (SSOP-28-208mil) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
PIC18LF26K80-I/SS (SSOP-28-208mil) - 2. Standard Pinout (Top View)
True package pinout (28 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
PIC18LF26K80-I/SS (SSOP-28-208mil) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
PIC18LF26K80-I/SS (SSOP-28-208mil) - 4. Package Dimensions (D×E×A)
SSOP-28-208mil · 5.30×10.20mm · Pitch 0.65mmExpand ›
5. Recommended Land PatternLAND PATTERN
PIC18LF26K80-I/SS (SSOP-28-208mil) - 5. Recommended Land Pattern
IPC-7351B Footprint (28 Pads)Expand ›
6. Application SchematicSCHEMATIC
PIC18LF26K80-I/SS (SSOP-28-208mil) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (12 figures · Page 1/1)
Showing 1–12 of 12 uncropped original figures for PIC18LF26K80
P44 · p44_fig01867×940px
PIC18LF26K80-I/SS (SSOP-28-208mil) — FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS
FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS
P208 · p208_fig01867×768px
PIC18LF26K80-I/SS (SSOP-28-208mil) — FIGURE 14-3: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING
FIGURE 14-3: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING
P208 · p208_fig01P208
PIC18LF26K80-I/SS (SSOP-28-208mil) — Datasheet Page 208 (p208_fig01)
Datasheet Page 208 (p208_fig01)
P242 · p242_fig01977×671px
PIC18LF26K80-I/SS (SSOP-28-208mil) — FIGURE 18-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT
FIGURE 18-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT
P244 · p244_fig011212×909px
PIC18LF26K80-I/SS (SSOP-28-208mil) — FIGURE 18-5: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION
FIGURE 18-5: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION
P244 · p244_fig01P244
PIC18LF26K80-I/SS (SSOP-28-208mil) — Datasheet Page 244 (p244_fig01)
Datasheet Page 244 (p244_fig01)
P251 · p251_fig011400×883px
PIC18LF26K80-I/SS (SSOP-28-208mil) — FIGURE 19-1: CAPTURE MODE OPERATION BLOCK DIAGRAM
FIGURE 19-1: CAPTURE MODE OPERATION BLOCK DIAGRAM
P285 · p285_fig011777×937px
PIC18LF26K80-I/SS (SSOP-28-208mil) — FIGURE 21-2: SPI MASTER/SLAVE CONNECTION
FIGURE 21-2: SPI MASTER/SLAVE CONNECTION
P571 · p571_fig011777×2563px
PIC18LF26K80-I/SS (SSOP-28-208mil) — PIC18F66K80 FAMILY
PIC18F66K80 FAMILY
P575 · p575_fig011777×2734px
PIC18LF26K80-I/SS (SSOP-28-208mil) — PIC18F66K80 FAMILY - 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC] - http://www.microchip.com/packaging |  2010-2017 Microchip Technology Inc. DS30009977G-page 575 | PIC18F66K80 FAMILY | >D3dêÜè nóܧ•îé qûÜóó m¶•óîüê .qm/
PIC18F66K80 FAMILY - 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC] - http://www.microchip.com/packaging |  2010-2017 Microchip Technology Inc. DS30009977G-page 575 | PIC18F66K80 FAMILY | >D3dêÜè nóܧ•îé qûÜóó m¶•óîüê .qm/
P575 · p575_fig01P575
PIC18LF26K80-I/SS (SSOP-28-208mil) — Datasheet Page 575 (p575_fig01)
Datasheet Page 575 (p575_fig01)
P1 · p01_fig01All Packages in PDF
PIC18LF26K80-I/SS (SSOP-28-208mil) — 28/40/44/64-Pin, Enhanced Flash Microcontrollers with ECAN™ XLP Technology
28/40/44/64-Pin, Enhanced Flash Microcontrollers with ECAN™ XLP Technology

Technical Specifications & Part Details (PIC18LF26K80-I/SS)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Standard Electronic & Interconnect Component
Detailed Overview:PIC18LF26K80-I/SS (SSOP-28-208mil) is a 28-pin standard electronic & interconnect component featuring a 10.20 × 5.30 × 2.00 mm mechanical envelope (lead pitch e = 0.65 mm). Rated for 1.8V to 5.5V supply operation across -10°C to +70°C with integrated UART, SPI, I2C, ADC, PWM, CAN, RTC/CLK interfaces.
Operating Supply VoltageV_CC / V_DD
1.8V to 5.5V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-10°C to +70°C
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
64 MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
10.20 × 5.30 × 2.00 mm (A1=0.15 mm)
Package family: TSSOP (SSOP-28-208mil)
Pin Count & Lead PitchN / e
28 Pins | Pitch e = 0.65 mm (25.6 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
UART, SPI, I2C, ADC, PWM, CAN, RTC/CLK
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol28 auto-grouped pins
OK
IPC-7351B Land Pattern28 pads · Pitch 0.65mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (SSOP-28-208mil)

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
10.20 × 5.30 mm
Height (A) & Pitch (e)IPC-7351B
A=2.00mm · e=0.65mm
Pad Size (W × L)Level B
0.42 × 1.60 mm
Pins / Total PadsTopology
28P / 28Pad (DUAL_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
SSOP-28-208mil
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — PIC18LF26K80-I/SS (SSOP-28-208mil)

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of PIC18LF26K80-I/SS (SSOP-28-208mil)?

Manufactured by MICROCHIP, the PIC18LF26K80-I/SS is housed in a SSOP-28-208mil package with 28 pins and a 0.65 mm lead pitch, supporting a VCC supply range of 1.8V to 5.5V. Key pins include: 1 (RE3/MCLR#: Multiplexed I/O & Peripheral Pin RE3/MCLR# (General)), 2 (RA0/AN0/CVREF/ULPWU: Multiplexed I/O & Peripheral Pin RA0/AN0/CVREF/ULPWU (General)), 3 (RA1/AN1: Multiplexed I/O & Peripheral Pin RA1/AN1 (General)), 4 (RA2/AN2/VREF-: Multiplexed I/O & Peripheral Pin RA2/AN2/VREF- (General)), 5 (RA3/AN3/VREF+: Multiplexed I/O & Peripheral Pin RA3/AN3/VREF+ (General)), 6 (VDDCORE/VCAP: Power Supply Input (VDDCORE/VCAP — 1.8V to 5.5V)).

What are the IPC-7351B PCB Footprint dimensions for PIC18LF26K80-I/SS?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), PIC18LF26K80-I/SS (SSOP-28-208mil) has a nominal body envelope of 5.30 × 10.20 mm, pitch e = 0.65 mm, and 28 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for PIC18LF26K80-I/SS?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for PIC18LF26K80-I/SS (MICROCHIP, SSOP-28-208mil) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (28 pins) & PIC18LF26K80 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1RE3/MCLR#Digital_IOSignal terminal RE3/MCLR# (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RE3/MCLR#. Supported peripheral buses: General.
2RA0/AN0/CVREF/ULPWUAnalogSignal terminal RA0/AN0/CVREF/ULPWU (Analog, 1.8V to 5.5V domain). Multiplexed alternate functions: RA0/AN0/CVREF/ULPWU. Supported peripheral buses: General.
3RA1/AN1Digital_IOSignal terminal RA1/AN1 (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RA1/AN1. Supported peripheral buses: General.
4RA2/AN2/VREF-AnalogSignal terminal RA2/AN2/VREF- (Analog, 1.8V to 5.5V domain). Multiplexed alternate functions: RA2/AN2/VREF-. Supported peripheral buses: General.
5RA3/AN3/VREF+AnalogSignal terminal RA3/AN3/VREF+ (Analog, 1.8V to 5.5V domain). Multiplexed alternate functions: RA3/AN3/VREF+. Supported peripheral buses: General.
6VDDCORE/VCAPPower_InPrimary positive power supply input (VDDCORE/VCAP) operating in the 1.8V to 5.5V domain (Max rating: 5.5V).
7NCNo_ConnectNo Connect (Leave Floating)
8VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
9RA7/OSC1/CLKINDigital_IOSignal terminal RA7/OSC1/CLKIN (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RA7/OSC1/CLKIN. Supported peripheral buses: RTC/CLK.
10RA6/OSC2/CLKOUTDigital_IOSignal terminal RA6/OSC2/CLKOUT (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RA6/OSC2/CLKOUT. Supported peripheral buses: RTC/CLK.
11RC0/SOSCO/SCLKIDigital_IOSignal terminal RC0/SOSCO/SCLKI (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC0/SOSCO/SCLKI. Supported peripheral buses: SPI, I2C.
12RC1/ISOSCIDigital_IOSignal terminal RC1/ISOSCI (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC1/ISOSCI. Supported peripheral buses: General.
13RC2/T1G/CCP2Digital_IOSignal terminal RC2/T1G/CCP2 (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC2/T1G/CCP2. Supported peripheral buses: General.
14RC3/REFO/SCL/SCKDigital_IOSignal terminal RC3/REFO/SCL/SCK (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC3/REFO/SCL/SCK. Supported peripheral buses: SPI, I2C.
15RC4/SDI/SDADigital_IOSignal terminal RC4/SDI/SDA (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC4/SDI/SDA. Supported peripheral buses: I2C.
16RC5/SDODigital_IOSignal terminal RC5/SDO (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC5/SDO. Supported peripheral buses: General.
17RC6/CANTX/TX1/CK1/CCP3RF_50OhmSignal terminal RC6/CANTX/TX1/CK1/CCP3 (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC6/CANTX/TX1/CK1/CCP3. Supported peripheral buses: CAN.
18RC7/CANRX/RX1/DT1/CCP4Digital_IOSignal terminal RC7/CANRX/RX1/DT1/CCP4 (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RC7/CANRX/RX1/DT1/CCP4. Supported peripheral buses: CAN.
19VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
20VDDPower_InPrimary positive power supply input (VDD) operating in the 1.8V to 5.5V domain (Max rating: 5.5V).
21IO10Digital_IOGPIO10 / RTC_GPIO10 / TOUCH10 / ADC1_CH9 / FSPICS0
22IO11Digital_IOGPIO11 / RTC_GPIO11 / TOUCH11 / ADC2_CH0 / FSPID
23IO12Digital_IOGPIO12 / RTC_GPIO12 / TOUCH12 / ADC2_CH1 / FSPICLK
24IO13Digital_IOGPIO13 / RTC_GPIO13 / TOUCH13 / ADC2_CH2 / FSPIQ
25IO14Digital_IOGPIO14 / RTC_GPIO14 / TOUCH14 / ADC2_CH3 / FSPIWP
26IO21Digital_IOGPIO21 / RTC_GPIO21
27RB6/PGC/TX2/CK2/KBI2Digital_IOSignal terminal RB6/PGC/TX2/CK2/KBI2 (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: RB6/PGC/TX2/CK2/KBI2. Supported peripheral buses: General.
28MCLR/RE3 MCLR RE3Digital_IOSignal terminal MCLR/RE3 MCLR RE3 (I/O, 1.8V to 5.5V domain). Multiplexed alternate functions: MCLR/RE3 MCLR RE3. Supported peripheral buses: General.