ChipDocs.org
⌘K
2284 PARTSUpload PDF
C53358598 (UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5) — Symbol, Footprint IPC-7351B & 3D STEP Model

C53358598

SemiconductorUFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5 · 33 Pins · Pitch 0.50mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · C53358598 (UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5)1VDD2PH0-OSC_IN/P3PH1-OSC_OUT4NRST5VREF+6PA07PA18PA29PA310PA411PA512PA613PA714PB015PB116VCAP17VDD33EP32PB831PH2-BOOT030PB729PB628PB527PB426PB325PA1524PA1423PA1322PA1221PA1120PA919PA818PB15Grid Pitch = 2.54mm (IEEE-315)-15.2-10.2-5.105.110.215.227.922.917.812.77.62.5-2.5-7.6-12.7-17.8-22.9-27.9mm
2. 2D FOOTPRINT
123456789101112131415161718192021222324252627282930313233E=5.00mm · Pitch e=0.50mmD=5.00mm-5-4-3-2-1012345543210-1-2-3-4-5mm
3. 3D CAD MODEL
Package Body: 5.00mm × 5.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (33/33)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1VDDPowerPower Supply Input (VDD — 3.3V / 5.0V Standard Logic)
2PH0-OSC_IN/PC14I/OMultiplexed I/O & Peripheral Pin PH0-OSC_IN/PC14 (RTC/CLK)
3PH1-OSC_OUTI/OMultiplexed I/O & Peripheral Pin PH1-OSC_OUT (RTC/CLK)
4NRSTISystem Enable & Hardware Reset (NRST)
5VREF+I/OMultiplexed I/O & Peripheral Pin VREF+ (General)
6PA0I/OMultiplexed I/O & Peripheral Pin PA0 (General)
7PA1I/OMultiplexed I/O & Peripheral Pin PA1 (General)
8PA2I/OMultiplexed I/O & Peripheral Pin PA2 (General)
9PA3I/OMultiplexed I/O & Peripheral Pin PA3 (General)
10PA4I/OMultiplexed I/O & Peripheral Pin PA4 (General)
11PA5I/OMultiplexed I/O & Peripheral Pin PA5 (General)
12PA6I/OMultiplexed I/O & Peripheral Pin PA6 (General)
13PA7I/OMultiplexed I/O & Peripheral Pin PA7 (General)
14PB0I/OMultiplexed I/O & Peripheral Pin PB0 (General)
15PB1I/OMultiplexed I/O & Peripheral Pin PB1 (General)
16VCAPI/OMultiplexed I/O & Peripheral Pin VCAP (General)
17VDDPowerPower Supply Input (VDD — 3.3V / 5.0V Standard Logic)
18PB15I/OMultiplexed I/O & Peripheral Pin PB15 (General)
19PA8I/OMultiplexed I/O & Peripheral Pin PA8 (General)
20PA9I/OMultiplexed I/O & Peripheral Pin PA9 (General)
21PA11I/OMultiplexed I/O & Peripheral Pin PA11 (General)
22PA12I/OMultiplexed I/O & Peripheral Pin PA12 (General)
23PA13I/OMultiplexed I/O & Peripheral Pin PA13 (General)
24PA14I/OMultiplexed I/O & Peripheral Pin PA14 (General)
25PA15I/OMultiplexed I/O & Peripheral Pin PA15 (General)
26PB3I/OMultiplexed I/O & Peripheral Pin PB3 (General)
27PB4I/OMultiplexed I/O & Peripheral Pin PB4 (General)
28PB5I/OMultiplexed I/O & Peripheral Pin PB5 (General)
29PB6I/OMultiplexed I/O & Peripheral Pin PB6 (General)
30PB7I/OMultiplexed I/O & Peripheral Pin PB7 (General)
31PH2-BOOT0I/OMultiplexed I/O & Peripheral Pin PH2-BOOT0 (General)
32PB8I/OMultiplexed I/O & Peripheral Pin PB8 (General)
33EPGNDExposed Thermal & Ground Pad (EP)
PIN 1 VDD
Power
Power Supply Input (VDD — 3.3V / 5.0V Standard Logic)
Design note: Primary positive power supply input (VDD) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: C53358598 (Semiconductor · UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5)
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
C53358598 (UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
C53358598 (UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5) - 2. Standard Pinout (Top View)
True package pinout (33 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
C53358598 (UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
C53358598 (UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5) - 4. Package Dimensions (D×E×A)
UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5 · 5.00×5.00mm · Pitch 0.50mmExpand ›
5. Recommended Land PatternLAND PATTERN
C53358598 (UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5) - 5. Recommended Land Pattern
IPC-7351B Footprint (33 Pads)Expand ›
6. Application SchematicSCHEMATIC
C53358598 (UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5) - 6. Application Schematic
Typical Application SchematicExpand ›

Technical Specifications & Part Details (C53358598)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Standard Electronic & Interconnect Component
Detailed Overview:C53358598 (UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5) is a 32-pin standard electronic & interconnect component featuring a 5.00 × 5.00 × 0.60 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 1.8V ~ 5.5V (Theo Datasheet) supply operation across -40°C ~ +85°C (Industrial Grade) with integrated RTC/CLK interfaces.
Operating Supply VoltageV_CC / V_DD
1.8V ~ 5.5V (Theo Datasheet)
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
DC / Broadband Passive
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
5.00 × 5.00 × 0.60 mm (A1=0.03 mm)
Package family: QFN (UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5)
Pin Count & Lead PitchN / e
32 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
RTC/CLK
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol33 auto-grouped pins
OK
IPC-7351B Land Pattern33 pads · Pitch 0.50mm
OK
IPC-7525 60% Solder PasteEPAD 3.50×3.50mm windowed grid
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5)

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
5.00 × 5.00 mm
Height (A) & Pitch (e)IPC-7351B
A=0.60mm · e=0.50mm
Pad Size (W × L)Level B
0.28 × 0.75 mm
Pins / Total PadsTopology
33P / 33Pad (QUAD_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — C53358598 (UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5)

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of C53358598 (UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5)?

Manufactured by STMicroelectronics, the C53358598 is housed in a UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5 package with 33 pins and a 0.50 mm lead pitch. Key pins include: 1 (VDD: Power Supply Input (VDD — 3.3V / 5.0V Standard Logic)), 2 (PH0-OSC_IN/PC14: Multiplexed I/O & Peripheral Pin PH0-OSC_IN/PC14 (RTC/CLK)), 3 (PH1-OSC_OUT: Multiplexed I/O & Peripheral Pin PH1-OSC_OUT (RTC/CLK)), 4 (NRST: System Enable & Hardware Reset (NRST)), 5 (VREF+: Multiplexed I/O & Peripheral Pin VREF+ (General)), 6 (PA0: Multiplexed I/O & Peripheral Pin PA0 (General)).

What are the IPC-7351B PCB Footprint dimensions for C53358598?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), C53358598 (UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5) has a nominal body envelope of 5.00 × 5.00 mm, pitch e = 0.50 mm, and 33 copper pads plus a central exposed thermal pad (EPAD) of 3.50 × 3.50 mm with a 60% IPC-7525 windowed solder paste grid.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for C53358598?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for C53358598 (STMicroelectronics, UFQFPN-32_L5.0-W5.0-P0.50-TL-EP3.5) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (33 pins) & STM32C562 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
2PH0-OSC_IN/PC14Digital_IOSignal terminal PH0-OSC_IN/PC14 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PH0-OSC_IN/PC14. Supported peripheral buses: RTC/CLK.
3PH1-OSC_OUTDigital_IOSignal terminal PH1-OSC_OUT (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PH1-OSC_OUT. Supported peripheral buses: RTC/CLK.
4NRSTDigital_IOActive-low hardware reset terminal (NRST): pulling this pin Low resets the processor core and peripherals.
5VREF+Digital_IOSignal terminal VREF+ (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: VREF+. Supported peripheral buses: General.
6PA0Digital_IOSignal terminal PA0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA0. Supported peripheral buses: General.
7PA1Digital_IOSignal terminal PA1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA1. Supported peripheral buses: General.
8PA2Digital_IOSignal terminal PA2 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA2. Supported peripheral buses: General.
9PA3Digital_IOSignal terminal PA3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA3. Supported peripheral buses: General.
10PA4Digital_IOSignal terminal PA4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA4. Supported peripheral buses: General.
11PA5Digital_IOSignal terminal PA5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA5. Supported peripheral buses: General.
12PA6Digital_IOSignal terminal PA6 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA6. Supported peripheral buses: General.
13PA7Digital_IOSignal terminal PA7 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA7. Supported peripheral buses: General.
14PB0Digital_IOSignal terminal PB0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB0. Supported peripheral buses: General.
15PB1Digital_IOSignal terminal PB1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB1. Supported peripheral buses: General.
16VCAPDigital_IOSignal terminal VCAP (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: VCAP. Supported peripheral buses: General.
17VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
18PB15Digital_IOSignal terminal PB15 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB15. Supported peripheral buses: General.
19PA8Digital_IOSignal terminal PA8 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA8. Supported peripheral buses: General.
20PA9Digital_IOSignal terminal PA9 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA9. Supported peripheral buses: General.
21PA11Digital_IOSignal terminal PA11 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA11. Supported peripheral buses: General.
22PA12Digital_IOSignal terminal PA12 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA12. Supported peripheral buses: General.
23PA13Digital_IOSignal terminal PA13 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA13. Supported peripheral buses: General.
24PA14Digital_IOSignal terminal PA14 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA14. Supported peripheral buses: General.
25PA15Digital_IOSignal terminal PA15 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA15. Supported peripheral buses: General.
26PB3Digital_IOSignal terminal PB3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB3. Supported peripheral buses: General.
27PB4Digital_IOSignal terminal PB4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB4. Supported peripheral buses: General.
28PB5Digital_IOSignal terminal PB5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB5. Supported peripheral buses: General.
29PB6Digital_IOSignal terminal PB6 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB6. Supported peripheral buses: General.
30PB7Digital_IOSignal terminal PB7 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB7. Supported peripheral buses: General.
31PH2-BOOT0Digital_IOSignal terminal PH2-BOOT0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PH2-BOOT0. Supported peripheral buses: General.
32PB8Digital_IOSignal terminal PB8 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB8. Supported peripheral buses: General.
33EPGNDBottom exposed die attach pad (EP) providing primary thermal conduction path to the PCB and low-inductance 0V ground return.
ExplorePartsPackagesMFRsUpload