ChipDocs.org
⌘K
2284 PARTSUpload PDF
C11727 (LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL) — Symbol, Footprint IPC-7351B & 3D STEP Model

C11727

SemiconductorLQFP-48_L7.0-W7.0-P0.50-LS9.0-TL · 48 Pins · Pitch 0.50mmIPC TOLERANCE VARIATION5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · C11727 (LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL)1P12P23P34P45P56P67P78P89P910P1011P1112P1213P1314P1415P1516P1617P1718P1819P1920P2021P2122P2223P2324P2448P4847P4746P4645P4544P4443P4342P4241P4140P4039P3938P3837P3736P3635P3534P3433P3332P3231P3130P3029P2928P2827P2726P2625P25Grid Pitch = 2.54mm (IEEE-315)-15.2-10.2-5.105.110.215.235.630.525.420.315.210.25.10-5.1-10.2-15.2-20.3-25.4-30.5-35.6mm
2. 2D FOOTPRINT
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748E=7.00mm · Pitch e=0.50mmD=7.00mm-7-5-3-113577531-1-3-5-7mm
3. 3D CAD MODEL
Package Body: 7.00mm × 7.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (48/48)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1P1I/OMultiplexed I/O & Peripheral Pin P1 (General)
2P2I/OMultiplexed I/O & Peripheral Pin P2 (General)
3P3I/OMultiplexed I/O & Peripheral Pin P3 (General)
4P4I/OMultiplexed I/O & Peripheral Pin P4 (General)
5P5I/OMultiplexed I/O & Peripheral Pin P5 (General)
6P6I/OMultiplexed I/O & Peripheral Pin P6 (General)
7P7I/OMultiplexed I/O & Peripheral Pin P7 (General)
8P8I/OMultiplexed I/O & Peripheral Pin P8 (General)
9P9I/OMultiplexed I/O & Peripheral Pin P9 (General)
10P10I/OMultiplexed I/O & Peripheral Pin P10 (General)
11P11I/OMultiplexed I/O & Peripheral Pin P11 (General)
12P12I/OMultiplexed I/O & Peripheral Pin P12 (General)
13P13I/OMultiplexed I/O & Peripheral Pin P13 (General)
14P14I/OMultiplexed I/O & Peripheral Pin P14 (General)
15P15I/OMultiplexed I/O & Peripheral Pin P15 (General)
16P16I/OMultiplexed I/O & Peripheral Pin P16 (General)
17P17I/OMultiplexed I/O & Peripheral Pin P17 (General)
18P18I/OMultiplexed I/O & Peripheral Pin P18 (General)
19P19I/OMultiplexed I/O & Peripheral Pin P19 (General)
20P20I/OMultiplexed I/O & Peripheral Pin P20 (General)
21P21I/OMultiplexed I/O & Peripheral Pin P21 (General)
22P22I/OMultiplexed I/O & Peripheral Pin P22 (General)
23P23I/OMultiplexed I/O & Peripheral Pin P23 (General)
24P24I/OMultiplexed I/O & Peripheral Pin P24 (General)
25P25I/OMultiplexed I/O & Peripheral Pin P25 (General)
26P26I/OMultiplexed I/O & Peripheral Pin P26 (General)
27P27I/OMultiplexed I/O & Peripheral Pin P27 (General)
28P28I/OMultiplexed I/O & Peripheral Pin P28 (General)
29P29I/OMultiplexed I/O & Peripheral Pin P29 (General)
30P30I/OMultiplexed I/O & Peripheral Pin P30 (General)
31P31I/OMultiplexed I/O & Peripheral Pin P31 (General)
32P32I/OMultiplexed I/O & Peripheral Pin P32 (General)
33P33I/OMultiplexed I/O & Peripheral Pin P33 (General)
34P34I/OMultiplexed I/O & Peripheral Pin P34 (General)
35P35I/OMultiplexed I/O & Peripheral Pin P35 (General)
36P36I/OMultiplexed I/O & Peripheral Pin P36 (General)
37P37I/OMultiplexed I/O & Peripheral Pin P37 (General)
38P38I/OMultiplexed I/O & Peripheral Pin P38 (General)
39P39I/OMultiplexed I/O & Peripheral Pin P39 (General)
40P40I/OMultiplexed I/O & Peripheral Pin P40 (General)
41P41I/OMultiplexed I/O & Peripheral Pin P41 (General)
42P42I/OMultiplexed I/O & Peripheral Pin P42 (General)
43P43I/OMultiplexed I/O & Peripheral Pin P43 (General)
44P44I/OMultiplexed I/O & Peripheral Pin P44 (General)
45P45I/OMultiplexed I/O & Peripheral Pin P45 (General)
46P46I/OMultiplexed I/O & Peripheral Pin P46 (General)
47P47I/OMultiplexed I/O & Peripheral Pin P47 (General)
48P48I/OMultiplexed I/O & Peripheral Pin P48 (General)
PIN 1 P1
I/O
Multiplexed I/O & Peripheral Pin P1 (General)
Design note: Signal terminal P1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P1. Supported peripheral buses: General.
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: C11727 (Semiconductor · LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL)
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
C11727 (LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
C11727 (LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL) - 2. Standard Pinout (Top View)
True package pinout (48 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
C11727 (LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
C11727 (LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL) - 4. Package Dimensions (D×E×A)
LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL · 7.00×7.00mm · Pitch 0.50mmExpand ›
5. Recommended Land PatternLAND PATTERN
C11727 (LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL) - 5. Recommended Land Pattern
IPC-7351B Footprint (48 Pads)Expand ›
6. Application SchematicSCHEMATIC
C11727 (LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL) - 6. Application Schematic
Typical Application SchematicExpand ›

Technical Specifications & Part Details (C11727)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Standard Electronic & Interconnect Component
Detailed Overview:C11727 (LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL) is a 48-pin standard electronic & interconnect component featuring a 7.00 × 7.00 × 1.40 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 1.8V ~ 5.5V (Theo Datasheet) supply operation across -40°C ~ +85°C (Industrial Grade) with integrated Standard I/O / Passive interfaces.
Operating Supply VoltageV_CC / V_DD
1.8V ~ 5.5V (Theo Datasheet)
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
DC / Broadband Passive
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
7.00 × 7.00 × 1.40 mm (A1=0.10 mm)
Package family: LQFP (LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL)
Pin Count & Lead PitchN / e
48 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
Standard I/O / Passive
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol48 auto-grouped pins
OK
IPC-7351B Land Pattern48 pads · Pitch 0.50mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL)

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
7.00 × 7.00 mm
Height (A) & Pitch (e)IPC-7351B
A=1.40mm · e=0.50mm
Pad Size (W × L)Level B
0.30 × 1.25 mm
Pins / Total PadsTopology
48P / 48Pad (QUAD_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — C11727 (LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL)

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of C11727 (LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL)?

Manufactured by STMicroelectronics, the C11727 is housed in a LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL package with 48 pins and a 0.50 mm lead pitch. Key pins include: 1 (P1: Multiplexed I/O & Peripheral Pin P1 (General)), 2 (P2: Multiplexed I/O & Peripheral Pin P2 (General)), 3 (P3: Multiplexed I/O & Peripheral Pin P3 (General)), 4 (P4: Multiplexed I/O & Peripheral Pin P4 (General)), 5 (P5: Multiplexed I/O & Peripheral Pin P5 (General)), 6 (P6: Multiplexed I/O & Peripheral Pin P6 (General)).

What are the IPC-7351B PCB Footprint dimensions for C11727?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), C11727 (LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL) has a nominal body envelope of 7.00 × 7.00 mm, pitch e = 0.50 mm, and 48 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for C11727?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for C11727 (STMicroelectronics, LQFP-48_L7.0-W7.0-P0.50-LS9.0-TL) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (48 pins) & STM32L152 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1P1Digital_IOSignal terminal P1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P1. Supported peripheral buses: General.
2P2Digital_IOSignal terminal P2 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P2. Supported peripheral buses: General.
3P3Digital_IOSignal terminal P3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P3. Supported peripheral buses: General.
4P4Digital_IOSignal terminal P4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P4. Supported peripheral buses: General.
5P5Digital_IOSignal terminal P5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P5. Supported peripheral buses: General.
6P6Digital_IOSignal terminal P6 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P6. Supported peripheral buses: General.
7P7Digital_IOSignal terminal P7 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P7. Supported peripheral buses: General.
8P8Digital_IOSignal terminal P8 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P8. Supported peripheral buses: General.
9P9Digital_IOSignal terminal P9 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P9. Supported peripheral buses: General.
10P10Digital_IOSignal terminal P10 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P10. Supported peripheral buses: General.
11P11Digital_IOSignal terminal P11 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P11. Supported peripheral buses: General.
12P12Digital_IOSignal terminal P12 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P12. Supported peripheral buses: General.
13P13Digital_IOSignal terminal P13 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P13. Supported peripheral buses: General.
14P14Digital_IOSignal terminal P14 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P14. Supported peripheral buses: General.
15P15Digital_IOSignal terminal P15 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P15. Supported peripheral buses: General.
16P16Digital_IOSignal terminal P16 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P16. Supported peripheral buses: General.
17P17Digital_IOSignal terminal P17 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P17. Supported peripheral buses: General.
18P18Digital_IOSignal terminal P18 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P18. Supported peripheral buses: General.
19P19Digital_IOSignal terminal P19 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P19. Supported peripheral buses: General.
20P20Digital_IOSignal terminal P20 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P20. Supported peripheral buses: General.
21P21Digital_IOSignal terminal P21 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P21. Supported peripheral buses: General.
22P22Digital_IOSignal terminal P22 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P22. Supported peripheral buses: General.
23P23Digital_IOSignal terminal P23 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P23. Supported peripheral buses: General.
24P24Digital_IOSignal terminal P24 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P24. Supported peripheral buses: General.
25P25Digital_IOSignal terminal P25 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P25. Supported peripheral buses: General.
26P26Digital_IOSignal terminal P26 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P26. Supported peripheral buses: General.
27P27Digital_IOSignal terminal P27 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P27. Supported peripheral buses: General.
28P28Digital_IOSignal terminal P28 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P28. Supported peripheral buses: General.
29P29Digital_IOSignal terminal P29 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P29. Supported peripheral buses: General.
30P30Digital_IOSignal terminal P30 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P30. Supported peripheral buses: General.
31P31Digital_IOSignal terminal P31 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P31. Supported peripheral buses: General.
32P32Digital_IOSignal terminal P32 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P32. Supported peripheral buses: General.
33P33Digital_IOSignal terminal P33 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P33. Supported peripheral buses: General.
34P34Digital_IOSignal terminal P34 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P34. Supported peripheral buses: General.
35P35Digital_IOSignal terminal P35 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P35. Supported peripheral buses: General.
36P36Digital_IOSignal terminal P36 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P36. Supported peripheral buses: General.
37P37Digital_IOSignal terminal P37 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P37. Supported peripheral buses: General.
38P38Digital_IOSignal terminal P38 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P38. Supported peripheral buses: General.
39P39Digital_IOSignal terminal P39 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P39. Supported peripheral buses: General.
40P40Digital_IOSignal terminal P40 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P40. Supported peripheral buses: General.
41P41Digital_IOSignal terminal P41 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P41. Supported peripheral buses: General.
42P42Digital_IOSignal terminal P42 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P42. Supported peripheral buses: General.
43P43Digital_IOSignal terminal P43 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P43. Supported peripheral buses: General.
44P44Digital_IOSignal terminal P44 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P44. Supported peripheral buses: General.
45P45Digital_IOSignal terminal P45 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P45. Supported peripheral buses: General.
46P46Digital_IOSignal terminal P46 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P46. Supported peripheral buses: General.
47P47Digital_IOSignal terminal P47 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P47. Supported peripheral buses: General.
48P48Digital_IOSignal terminal P48 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: P48. Supported peripheral buses: General.
ExplorePartsPackagesMFRsUpload