![CH440E (MSOP-10) — D 6 =a] 7 1 i a HEE.](/api/v1/assets/C87711/extracted/figures/p15_fig01.png)
Mechanical Dimensions & Land Pattern (MSOP-10)
Extracted from Datasheet & IPC-7351B NormalizedRecommended Companion BOM & Drop-In Equivalents
Passive external components per reference schematic and 1:1 pin-compatible alternatives| Designator / Replacement MPN | Value / Package | Function & PCB Layout Rule |
|---|---|---|
| N/A BOM | Per application circuit MSOP-10 | Size power & signal trace widths for rated load current following IPC-2221 clearance rules. |
Technical Frequently Asked Questions (FAQ) — CH440E (MSOP-10)
Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formatsWhat is the Pinout and operating voltage specification of CH440E (MSOP-10)?
Manufactured by WCH, the CH440E is housed in a MSOP-10 package with 10 pins and a 0.50 mm lead pitch. Key pins include: 1 (IN: Multiplexed I/O & Peripheral Pin IN (General)), 2 (S1B S1C 、: Multiplexed I/O & Peripheral Pin S1B S1C 、 (General)), 3 (S2B S2C 、: Multiplexed I/O & Peripheral Pin S2B S2C 、 (General)), 4 (DB DC 、: Multiplexed I/O & Peripheral Pin DB DC 、 (General)), 5 (GND: Ground Reference Pin (GND)), 6 (DB DC 、: Multiplexed I/O & Peripheral Pin DB DC 、 (General)).
What are the IPC-7351B PCB Footprint dimensions for CH440E?
Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), CH440E (MSOP-10) has a nominal body envelope of 3.00 × 3.00 mm, pitch e = 0.50 mm, and 10 copper pads.
Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for CH440E?
You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for CH440E (WCH, MSOP-10) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.
Static Reference Appendix: Pinout Table (10 pins) & CH445 / CH448 / CH440 Family VariantsExpand static table
| Pin # | Signal Name | Electrical Type | Functional Description & Design Notes |
|---|---|---|---|
| 1 | IN | Digital_IO | Signal terminal IN (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: IN. Supported peripheral buses: General. |
| 2 | S1B S1C 、 | Digital_IO | Signal terminal S1B S1C 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: S1B S1C 、. Supported peripheral buses: General. |
| 3 | S2B S2C 、 | Digital_IO | Signal terminal S2B S2C 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: S2B S2C 、. Supported peripheral buses: General. |
| 4 | DB DC 、 | Digital_IO | Signal terminal DB DC 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: DB DC 、. Supported peripheral buses: General. |
| 5 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| 6 | DB DC 、 | Digital_IO | Signal terminal DB DC 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: DB DC 、. Supported peripheral buses: General. |
| 7 | S2B S2C 、 | Digital_IO | Signal terminal S2B S2C 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: S2B S2C 、. Supported peripheral buses: General. |
| 8 | S1B S1C 、 | Digital_IO | Signal terminal S1B S1C 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: S1B S1C 、. Supported peripheral buses: General. |
| 9 | EN# | Digital_IO | Signal terminal EN# (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: EN#. Supported peripheral buses: General. |
| 10 | VCC | Power_In | Primary positive power supply input (VCC) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V). |