Mechanical Dimensions & Land Pattern (LFBGA-289(14x14))
Extracted from Datasheet & IPC-7351B NormalizedRecommended Companion BOM & Drop-In Equivalents
Passive external components per reference schematic and 1:1 pin-compatible alternatives| Designator / Replacement MPN | Value / Package | Function & PCB Layout Rule |
|---|---|---|
| N/A BOM | Per application circuit LFBGA-289(14x14) | Size power & signal trace widths for rated load current following IPC-2221 clearance rules. |
Technical Frequently Asked Questions (FAQ) — STM32MP135FAE7 (LFBGA-289(14x14))
Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formatsWhat is the Pinout and operating voltage specification of STM32MP135FAE7 (LFBGA-289(14x14))?
Manufactured by ST, the STM32MP135FAE7 is housed in a LFBGA-289(14x14) package with 289 pins and a 0.80 mm lead pitch, supporting a VCC supply range of 1.71 V to 3.6 V. Key pins include: A1 (VSS: Ground Reference Pin (VSS)), A2 (PA9: Multiplexed I/O & Peripheral Pin PA9 (UART, PWM)), A3 (PD10: Multiplexed I/O & Peripheral Pin PD10 (UART, SPI, RTC/CLK)), A4 (PB7: Multiplexed I/O & Peripheral Pin PB7 (General)), A5 (PE7: Multiplexed I/O & Peripheral Pin PE7 (UART)), A6 (PD5: Multiplexed I/O & Peripheral Pin PD5 (General)).
What are the IPC-7351B PCB Footprint dimensions for STM32MP135FAE7?
Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), STM32MP135FAE7 (LFBGA-289(14x14)) has a nominal body envelope of 14.00 × 14.00 mm, pitch e = 0.80 mm, and 289 copper pads.
Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for STM32MP135FAE7?
You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for STM32MP135FAE7 (ST, LFBGA-289(14x14)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.
Static Reference Appendix: Pinout Table (289 pins) & STM32MP135 Family VariantsExpand static table
| Pin # | Signal Name | Electrical Type | Functional Description & Design Notes |
|---|---|---|---|
| A1 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
| A2 | PA9 | Digital_IO | Signal terminal PA9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA9. Supported peripheral buses: UART, PWM. |
| A3 | PD10 | Digital_IO | Signal terminal PD10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI4_NSS. Supported peripheral buses: UART, SPI, RTC/CLK. |
| A4 | PB7 | Digital_IO | Signal terminal PB7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB7. Supported peripheral buses: General. |
| A5 | PE7 | Digital_IO | Signal terminal PE7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE7. Supported peripheral buses: UART. |
| A6 | PD5 | Digital_IO | Signal terminal PD5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD5. Supported peripheral buses: General. |
| A7 | PE8 | Digital_IO | Signal terminal PE8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE8. Supported peripheral buses: UART, PWM. |
| A8 | PG4 | Digital_IO | Signal terminal PG4 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PG4. Supported peripheral buses: UART. |
| A9 | PH9 | Digital_IO | Signal terminal PH9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI4_SCK. Supported peripheral buses: SPI, PWM. |
| A10 | PH13 | Digital_IO | Signal terminal PH13 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_SCK. Supported peripheral buses: UART, SPI, PWM. |
| A11 | PC7 | Digital_IO | Signal terminal PC7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC7. Supported peripheral buses: UART, PWM. |
| A12 | PB9 | Digital_IO | Signal terminal PB9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB9. Supported peripheral buses: I2C. |
| A13 | PB14 | Digital_IO | Signal terminal PB14 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB14. Supported peripheral buses: UART. |
| A14 | PG6 | Digital_IO | Signal terminal PG6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PG6. Supported peripheral buses: UART, PWM. |
| A15 | PD2 | Digital_IO | Signal terminal PD2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SMBA, SPI3_NSS. Supported peripheral buses: SPI, I2C. |
| A16 | PC9 | Digital_IO | Signal terminal PC9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC9. Supported peripheral buses: UART, PWM. |
| A17 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
| B1 | PD3 | Digital_IO | Signal terminal PD3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD3. Supported peripheral buses: UART, SPI. |
| B2 | PF5 | Digital_IO | Signal terminal PF5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PF5. Supported peripheral buses: I2C. |
| B3 | PD14 | Digital_IO | Signal terminal PD14 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD14. Supported peripheral buses: UART, PWM. |
| B4 | PE12 | Digital_IO | Signal terminal PE12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI4_SCK. Supported peripheral buses: UART, SPI, PWM. |
| B5 | PE1 | Digital_IO | Signal terminal PE1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE1. Supported peripheral buses: UART. |
| B6 | PE9 | Digital_IO | Signal terminal PE9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE9. Supported peripheral buses: PWM. |
| B7 | PH14 | Digital_IO | Signal terminal PH14 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PH14. Supported peripheral buses: General. |
| B8 | PE10 | Digital_IO | Signal terminal PE10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE10. Supported peripheral buses: PWM. |
| B9 | PF1 | Digital_IO | Signal terminal PF1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C2_SDA, SPI3_MOSI. Supported peripheral buses: SPI, I2C. |
| B10 | PF3 | Digital_IO | Signal terminal PF3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI4_MISO, SPI3_NSS. Supported peripheral buses: SPI. |
| B11 | PC6 | Digital_IO | Signal terminal PC6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC6. Supported peripheral buses: UART, PWM. |
| B12 | PB15 | Digital_IO | Signal terminal PB15 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI4_MOSI. Supported peripheral buses: UART, SPI, RTC/CLK. |
| B13 | PB4 | Digital_IO | Signal terminal PB4 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI4_SCK. Supported peripheral buses: UART, SPI, PWM. |
| B14 | PC10 | Digital_IO | Signal terminal PC10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SCL, SPI3_SCK. Supported peripheral buses: UART, SPI, I2C. |
| B15 | PC12 | Digital_IO | Signal terminal PC12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC12. Supported peripheral buses: UART. |
| B16 | DDR_DQ4 | Digital_IO | Signal terminal DDR_DQ4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: DDR_DQ4. Supported peripheral buses: General. |
| B17 | DDR_DQ0 | Digital_IO | Signal terminal DDR_DQ0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: DDR_DQ0. Supported peripheral buses: General. |
| C1 | PB6 | Digital_IO | Signal terminal PB6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB6. Supported peripheral buses: UART, PWM. |
| C2 | PH12 | Digital_IO | Signal terminal PH12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI5_MOSI_SAI1SCKA. Supported peripheral buses: UART, SPI. |
| C3 | PE14 | Digital_IO | Signal terminal PE14 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE14. Supported peripheral buses: UART. |
| C4 | PE13 | Digital_IO | Signal terminal PE13 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI4_MISO. Supported peripheral buses: SPI, PWM. |
| C5 | PD8 | Digital_IO | Signal terminal PD8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD8. Supported peripheral buses: UART. |
| C6 | PD12 | Digital_IO | Signal terminal PD12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SCL. Supported peripheral buses: UART, I2C. |
| C7 | PD15 | Digital_IO | Signal terminal PD15 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD15. Supported peripheral buses: UART. |
| C8 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
| C9 | PG7 | Digital_IO | Signal terminal PG7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_MISO. Supported peripheral buses: UART, SPI. |
| C10 | PB5 | Digital_IO | Signal terminal PB5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MISO. Supported peripheral buses: UART, SPI, I2C, PWM. |
| C11 | PB3 | Digital_IO | Signal terminal PB3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI4_NSS. Supported peripheral buses: SPI. |
| C12 | VDDSD1 | Power_In | Primary positive power supply input (VDDSD1) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V). |
| C13 | PF0 | Digital_IO | Signal terminal PF0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PF0. Supported peripheral buses: UART. |
| C14 | PC11 | Digital_IO | Signal terminal PC11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SDA, SPI3_MOSI. Supported peripheral buses: UART, SPI, I2C. |
| C15 | DDR_DQ1 | Digital_IO | Signal terminal DDR_DQ1 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: DDR_DQ1. Supported peripheral buses: General. |
| C16 | DDR_DQS0N | Digital_IO | Signal terminal DDR_DQS0N (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: DDR_DQS0N. Supported peripheral buses: General. |
| C17 | DDR_DQS0P | Digital_IO | Signal terminal DDR_DQS0P (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: DDR_DQS0P. Supported peripheral buses: General. |
| D1 | PB8 | Digital_IO | Signal terminal PB8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB8. Supported peripheral buses: UART, I2C. |
| D2 | PD6 | Digital_IO | Signal terminal PD6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD6. Supported peripheral buses: UART, I2C. |
| D3 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
| D4 | PE11 | Digital_IO | Signal terminal PE11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI4_MOSI. Supported peripheral buses: UART, SPI, PWM. |
| D5 | PD1 | Digital_IO | Signal terminal PD1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C5_SCL, SPI4_MOSI. Supported peripheral buses: UART, SPI, I2C. |
| D6 | PE0 | Digital_IO | Signal terminal PE0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE0. Supported peripheral buses: UART. |
| D7 | PG0 | Digital_IO | Signal terminal PG0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PG0. Supported peripheral buses: General. |
| D8 | PE15 | Digital_IO | Signal terminal PE15 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C4_SCL. Supported peripheral buses: UART, SPI, I2C. |
| D9 | PB12 | Digital_IO | Signal terminal PB12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C2_SMBA. Supported peripheral buses: UART, I2C. |
| D10 | PB10 | Digital_IO | Signal terminal PB10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C5_SMBA, SPI4_NSS, SPI2_SCK. Supported peripheral buses: UART, SPI, I2C, PWM. |
| D11 | VDDSD2 | Power_In | Primary positive power supply input (VDDSD2) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V). |
| D12 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
| D13 | PE3 | Digital_IO | Signal terminal PE3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI4_MISO. Supported peripheral buses: UART, SPI. |








