ChipDocs.org
⌘K
2284 PARTSUpload PDF
STM32C011J4M7TR (SO-8) — Symbol, Footprint IPC-7351B & 3D STEP Model

STM32C011J4M7TR

STID: C6829915SO-8 · 8 Pins · Pitch 1.27mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · STM32C011J4M7TR (SO-8)1PB7/PC14-OSC2VDD/VDDA3VSS/VSSA4PA0/PA1/PA2/8IO07PA136PA12[PA10]5PA11[PA9]/PAGrid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.810.25.10-5.1-10.2mm
2. 2D FOOTPRINT
56784321E=4.90mm · Pitch e=1.27mmD=3.90mm-4-3-2-101234543210-1-2-3-4-5mm
3. 3D CAD MODEL
Package Body: 4.90mm × 3.90mm · Pitch: 1.27mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (8/8)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1PB7/PC14-OSCX_INI/OMultiplexed I/O & Peripheral Pin PB7/PC14-OSCX_IN (RTC/CLK)
2VDD/VDDAPowerPower Supply Input (VDD/VDDA — 3.3V VDD (Max 4.0V))
3VSS/VSSAGNDGround Reference Pin (VSS/VSSA)
4PA0/PA1/PA2/PF2-NRSTI/OMultiplexed I/O & Peripheral Pin PA0/PA1/PA2/PF2-NRST (General)
5PA11[PA9]/PA8I/OMultiplexed I/O & Peripheral Pin PA11[PA9]/PA8 (General)
6PA12[PA10]I/OMultiplexed I/O & Peripheral Pin PA12[PA10] (General)
7PA13I/OMultiplexed I/O & Peripheral Pin PA13 (General)
8IO0I/OGPIO0 / RTC_GPIO0 (Chip Boot Mode Strapping Pin)
PIN 1 PB7/PC14-OSCX_IN
I/O
Multiplexed I/O & Peripheral Pin PB7/PC14-OSCX_IN (RTC/CLK)
Design note: Signal terminal PB7/PC14-OSCX_IN (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB7/PC14-OSCX_IN. Supported peripheral buses: RTC/CLK.
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: STM32C011J4M7TR (ST · SO-8)
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
STM32C011J4M7TR (SO-8) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
STM32C011J4M7TR (SO-8) - 2. Standard Pinout (Top View)
True package pinout (8 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
STM32C011J4M7TR (SO-8) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
STM32C011J4M7TR (SO-8) - 4. Package Dimensions (D×E×A)
SO-8 · 4.90×3.90mm · Pitch 1.27mmExpand ›
5. Recommended Land PatternLAND PATTERN
STM32C011J4M7TR (SO-8) - 5. Recommended Land Pattern
IPC-7351B Footprint (8 Pads)Expand ›
6. Application SchematicSCHEMATIC
STM32C011J4M7TR (SO-8) - 6. Application Schematic
Typical Application SchematicExpand ›

Technical Specifications & Part Details (STM32C011J4M7TR)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Embedded Microcontroller Unit (MCU)
Detailed Overview:STM32C011J4M7TR (SO-8) is a 8-pin embedded microcontroller unit (mcu) featuring a 6.20 × 4.81 × 1.70 mm mechanical envelope (lead pitch e = 1.26 mm). Rated for 3.0V ~ 3.6V (Typ 3.3V) supply operation across -40°C ~ +85°C (Industrial Grade) with integrated RTC/CLK interfaces.
Operating Supply VoltageV_CC / V_DD
3.0V ~ 3.6V (Typ 3.3V)
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
DC / Broadband Passive
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
6.20 × 4.81 × 1.70 mm (A1=0.10 mm)
Package family: OTHER (SO-8)
Pin Count & Lead PitchN / e
8 Pins | Pitch e = 1.26 mm (49.6 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
RTC/CLK
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol8 auto-grouped pins
OK
IPC-7351B Land Pattern8 pads · Pitch 1.27mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (SO-8)

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
4.90 × 3.90 mm
Height (A) & Pitch (e)IPC-7351B
A=1.70mm · e=1.27mm
Pad Size (W × L)Level B
0.59 × 1.80 mm
Pins / Total PadsTopology
8P / 8Pad (DUAL_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
SO-8
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — STM32C011J4M7TR (SO-8)

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of STM32C011J4M7TR (SO-8)?

Manufactured by ST, the STM32C011J4M7TR is housed in a SO-8 package with 8 pins and a 1.27 mm lead pitch. Key pins include: 1 (PB7/PC14-OSCX_IN: Multiplexed I/O & Peripheral Pin PB7/PC14-OSCX_IN (RTC/CLK)), 2 (VDD/VDDA: Power Supply Input (VDD/VDDA — 3.3V VDD (Max 4.0V))), 3 (VSS/VSSA: Ground Reference Pin (VSS/VSSA)), 4 (PA0/PA1/PA2/PF2-NRST: Multiplexed I/O & Peripheral Pin PA0/PA1/PA2/PF2-NRST (General)), 5 (PA11[PA9]/PA8: Multiplexed I/O & Peripheral Pin PA11[PA9]/PA8 (General)), 6 (PA12[PA10]: Multiplexed I/O & Peripheral Pin PA12[PA10] (General)).

What are the IPC-7351B PCB Footprint dimensions for STM32C011J4M7TR?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), STM32C011J4M7TR (SO-8) has a nominal body envelope of 3.90 × 4.90 mm, pitch e = 1.27 mm, and 8 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for STM32C011J4M7TR?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for STM32C011J4M7TR (ST, SO-8) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (8 pins) & STM32C011 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1PB7/PC14-OSCX_INDigital_IOSignal terminal PB7/PC14-OSCX_IN (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB7/PC14-OSCX_IN. Supported peripheral buses: RTC/CLK.
2VDD/VDDAPower_InPrimary positive power supply input (VDD/VDDA) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
3VSS/VSSAGND0V electrical ground return terminal (VSS/VSSA) for internal core logic, I/O drivers, and analog sub-blocks.
4PA0/PA1/PA2/PF2-NRSTDigital_IOSignal terminal PA0/PA1/PA2/PF2-NRST (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA0/PA1/PA2/PF2-NRST. Supported peripheral buses: General.
5PA11[PA9]/PA8Digital_IOSignal terminal PA11[PA9]/PA8 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA11[PA9]/PA8. Supported peripheral buses: General.
6PA12[PA10]Digital_IOSignal terminal PA12[PA10] (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA12[PA10]. Supported peripheral buses: General.
7PA13Digital_IOSignal terminal PA13 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA13. Supported peripheral buses: General.
8IO0Digital_IOGPIO0 / RTC_GPIO0 (Chip Boot Mode Strapping Pin)
ExplorePartsPackagesMFRsUpload