ChipDocs.org
⌘K
2284 PARTSUpload PDF
STM32H735IGK3 (UFBGA-201(10x10)) — Symbol, Footprint IPC-7351B & 3D STEP Model

STM32H735IGK3

STID: C5271176UFBGA-201(10x10) · 201 Pins · Pitch 0.65mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · STM32H735IGK3 (UFBGA-201(10x10))A1VSSA2PB8A3VDDLDOA4VCAPA5PB6A6PB3A7PG11A8PG9A9PD3A10PD1A11PA15A12PA14A13VDDLDOA14VCAPA15VSSB1PE4B2PE3B3PB9B4PE0B5PB7B6PB4B7PG13B8PD7B9PD5B10PD2B11PC12B12PH14B13PA13B14PA8B15PA12C1PC13C2VSSC3PE2C4PE1C5BOOT0C6PB5C7PG14C8PG10C9PD4C10PD0C11PC11C12PC10C13PH13C14PA10C15PA11D1PC15-OSC32_OD2PC14-OSC32_ID3PE5D4PDR_OND5VDDD6VSSD7PG15D8PG12D9PD6D10VSSD11VDDD12PH15D13PA9D14PC8D15PC7E1VSSE2VBATE3PE6E4VDDE12VDDE13PC9E14PC6E15VDD50USBF1VLXSMPSF2VSSSMPSF3PF1F4PF0F6VSSF7VSSF8VSSF9VSSF10VSSF12VSSF13VDD33USBF14PG6F15PG5G1VDDSMPSG2VFBSMPSG3PF2G4VDDG6VSSG7VSSG8VSSG9VSSG10VSSG12PG8G13PG7G14PG4G15PG2H1PF6H2PF4H3PF5H4PF3H6VSSH7VSSH8VSSR15VSSR14VDDLDOR13VCAPR12PE11R11PE9R10PF14R9PE10R8PB0R7PA6R6PC4R5PH5R4PH3R3PA0_CR2PA2R1VSSP15PH6P14PE15P13PE13P12PE12P11PF12P10PB11P9PE7P8PG0P7PB2P6PA5P5PA4P4PH4P3PA1_CP2PA1P1PA0N15PH12N14PH10N13PH8N12PB10N11PF13N10PF15N9PG1N8PE8N7PF11N6PA7N5PA3N4PH2N3VSSAN2PC3_CN1PC2_CM15PB12M14PH9M13PH11M12PE14M11PH7M10VSSM9VDDM8PB1M7PC5M6VSSM5VDDM4VDDAM3VREF+M2PC3M1PC2L15PB13L14PD8L13PD10L12VDDL4VREF-L3PC1L2PC0L1NRSTK15PB14K14PB15K13PD9K12VSSK10VSSK9VSSK8VSSK7VSSK6VSSK4VDDK3PF10K2VSSK1PH1-OSC_OUTJ15PD12J14VSSJ13PD11J12PD15J10VSSJ9VSSJ8VSSJ7VSSJ6VSSJ4PF9J3PF7J2PF8J1PH0-OSC_INH15PD13H14PD14H13PG3H12VDDH10VSSH9VSSGrid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.8134.6129.5124.5119.4114.3109.2104.199.194.088.983.878.773.768.663.558.453.348.343.238.133.027.922.917.812.77.62.5-2.5-7.6-12.7-17.8-22.9-27.9-33.0-38.1-43.2-48.3-53.3-58.4-63.5-68.6-73.7-78.7-83.8-88.9-94.0-99.1-104.1-109.2-114.3-119.4-124.5-129.5-134.6mm
2. 2D FOOTPRINT
R15R14R13R12R11R10R9R8R7R6R5R4R3R2R1P15P14P13P12P11P10P9P8P7P6P5P4P3P2P1N15N14N13N12N11N10N9N8N7N6N5N4N3N2N1M15M14M13M12M11M10M9M8M7M6M5M4M3M2M1L15L14L13L12L4L3L2L1K15K14K13K12K10K9K8K7K6K4K3K2K1J15J14J13J12J10J9J8J7J6J4J3J2J1H15H14H13H12H10H9H8H7H6H4H3H2H1G15G14G13G12G10G9G8G7G6G4G3G2G1F15F14F13F12F10F9F8F7F6F4F3F2F1E15E14E13E12E4E3E2E1D15D14D13D12D11D10D9D8D7D6D5D4D3D2D1C15C14C13C12C11C10C9C8C7C6C5C4C3C2C1B15B14B13B12B11B10B9B8B7B6B5B4B3B2B1A15A14A13A12A11A10A9A8A7A6A5A4A3A2A1E=10.00mm · Pitch e=0.65mmD=10.00mm-7-5-3-113577531-1-3-5-7mm
3. 3D CAD MODEL
Package Body: 10.00mm × 10.00mm · Pitch: 0.65mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (201/201)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
A1VSSGNDGround Reference Pin (VSS)
A2PB8I/OMultiplexed I/O & Peripheral Pin PB8 (General)
A3VDDLDOPowerPower Supply Input (VDDLDO — 3.3V VDD (Max 4.0V))
A4VCAPI/OMultiplexed I/O & Peripheral Pin VCAP (General)
A5PB6I/OMultiplexed I/O & Peripheral Pin PB6 (General)
A6PB3I/OMultiplexed I/O & Peripheral Pin PB3 (General)
A7PG11I/OMultiplexed I/O & Peripheral Pin PG11 (General)
A8PG9I/OMultiplexed I/O & Peripheral Pin PG9 (General)
A9PD3I/OMultiplexed I/O & Peripheral Pin PD3 (General)
A10PD1I/OMultiplexed I/O & Peripheral Pin PD1 (General)
A11PA15I/OMultiplexed I/O & Peripheral Pin PA15 (General)
A12PA14I/OMultiplexed I/O & Peripheral Pin PA14 (General)
A13VDDLDOPowerPower Supply Input (VDDLDO — 3.3V VDD (Max 4.0V))
A14VCAPI/OMultiplexed I/O & Peripheral Pin VCAP (General)
A15VSSGNDGround Reference Pin (VSS)
B1PE4I/OMultiplexed I/O & Peripheral Pin PE4 (General)
B2PE3I/OMultiplexed I/O & Peripheral Pin PE3 (General)
B3PB9I/OMultiplexed I/O & Peripheral Pin PB9 (General)
B4PE0I/OMultiplexed I/O & Peripheral Pin PE0 (General)
B5PB7I/OMultiplexed I/O & Peripheral Pin PB7 (General)
B6PB4I/OMultiplexed I/O & Peripheral Pin PB4 (General)
B7PG13I/OMultiplexed I/O & Peripheral Pin PG13 (General)
B8PD7I/OMultiplexed I/O & Peripheral Pin PD7 (General)
B9PD5I/OMultiplexed I/O & Peripheral Pin PD5 (General)
B10PD2I/OMultiplexed I/O & Peripheral Pin PD2 (General)
B11PC12I/OMultiplexed I/O & Peripheral Pin PC12 (General)
B12PH14I/OMultiplexed I/O & Peripheral Pin PH14 (General)
B13PA13I/OMultiplexed I/O & Peripheral Pin PA13 (General)
B14PA8I/OMultiplexed I/O & Peripheral Pin PA8 (General)
B15PA12I/OMultiplexed I/O & Peripheral Pin PA12 (General)
C1PC13I/OMultiplexed I/O & Peripheral Pin PC13 (General)
C2VSSGNDGround Reference Pin (VSS)
C3PE2I/OMultiplexed I/O & Peripheral Pin PE2 (General)
C4PE1I/OMultiplexed I/O & Peripheral Pin PE1 (General)
C5BOOT0IInput-Only Pin BOOT0 (General)
C6PB5I/OMultiplexed I/O & Peripheral Pin PB5 (General)
C7PG14I/OMultiplexed I/O & Peripheral Pin PG14 (General)
C8PG10I/OMultiplexed I/O & Peripheral Pin PG10 (General)
C9PD4I/OMultiplexed I/O & Peripheral Pin PD4 (General)
C10PD0I/OMultiplexed I/O & Peripheral Pin PD0 (General)
C11PC11I/OMultiplexed I/O & Peripheral Pin PC11 (General)
C12PC10I/OMultiplexed I/O & Peripheral Pin PC10 (General)
C13PH13I/OMultiplexed I/O & Peripheral Pin PH13 (General)
C14PA10I/OMultiplexed I/O & Peripheral Pin PA10 (General)
C15PA11I/OMultiplexed I/O & Peripheral Pin PA11 (General)
D1PC15-OSC32_OUTI/OMultiplexed I/O & Peripheral Pin PC15-OSC32_OUT (RTC/CLK)
D2PC14-OSC32_INI/OMultiplexed I/O & Peripheral Pin PC14-OSC32_IN (RTC/CLK)
D3PE5I/OMultiplexed I/O & Peripheral Pin PE5 (General)
D4PDR_ONI/OMultiplexed I/O & Peripheral Pin PDR_ON (General)
D5VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
D6VSSGNDGround Reference Pin (VSS)
D7PG15I/OMultiplexed I/O & Peripheral Pin PG15 (General)
D8PG12I/OMultiplexed I/O & Peripheral Pin PG12 (General)
D9PD6I/OMultiplexed I/O & Peripheral Pin PD6 (General)
D10VSSGNDGround Reference Pin (VSS)
D11VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
D12PH15I/OMultiplexed I/O & Peripheral Pin PH15 (General)
D13PA9I/OMultiplexed I/O & Peripheral Pin PA9 (General)
D14PC8I/OMultiplexed I/O & Peripheral Pin PC8 (General)
D15PC7I/OMultiplexed I/O & Peripheral Pin PC7 (General)
E1VSSGNDGround Reference Pin (VSS)
E2VBATPowerPower Supply Input (VBAT — 3.3V VDD (Max 4.0V))
E3PE6I/OMultiplexed I/O & Peripheral Pin PE6 (General)
E4VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
E12VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
E13PC9I/OMultiplexed I/O & Peripheral Pin PC9 (General)
E14PC6I/OMultiplexed I/O & Peripheral Pin PC6 (General)
E15VDD50USBPowerPower Supply Input (VDD50USB — 3.3V VDD (Max 4.0V))
F1VLXSMPSI/OMultiplexed I/O & Peripheral Pin VLXSMPS (General)
F2VSSSMPSGNDGround Reference Pin (VSSSMPS)
F3PF1I/OMultiplexed I/O & Peripheral Pin PF1 (General)
F4PF0I/OMultiplexed I/O & Peripheral Pin PF0 (General)
F6VSSGNDGround Reference Pin (VSS)
F7VSSGNDGround Reference Pin (VSS)
F8VSSGNDGround Reference Pin (VSS)
F9VSSGNDGround Reference Pin (VSS)
F10VSSGNDGround Reference Pin (VSS)
F12VSSGNDGround Reference Pin (VSS)
F13VDD33USBPowerPower Supply Input (VDD33USB — 3.3V VDD (Max 4.0V))
F14PG6I/OMultiplexed I/O & Peripheral Pin PG6 (General)
F15PG5I/OMultiplexed I/O & Peripheral Pin PG5 (General)
G1VDDSMPSPowerPower Supply Input (VDDSMPS — 3.3V VDD (Max 4.0V))
G2VFBSMPSI/OMultiplexed I/O & Peripheral Pin VFBSMPS (General)
G3PF2I/OMultiplexed I/O & Peripheral Pin PF2 (General)
G4VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
G6VSSGNDGround Reference Pin (VSS)
G7VSSGNDGround Reference Pin (VSS)
G8VSSGNDGround Reference Pin (VSS)
G9VSSGNDGround Reference Pin (VSS)
G10VSSGNDGround Reference Pin (VSS)
G12PG8I/OMultiplexed I/O & Peripheral Pin PG8 (General)
G13PG7I/OMultiplexed I/O & Peripheral Pin PG7 (General)
G14PG4I/OMultiplexed I/O & Peripheral Pin PG4 (General)
G15PG2I/OMultiplexed I/O & Peripheral Pin PG2 (General)
H1PF6I/OMultiplexed I/O & Peripheral Pin PF6 (General)
H2PF4I/OMultiplexed I/O & Peripheral Pin PF4 (General)
H3PF5I/OMultiplexed I/O & Peripheral Pin PF5 (General)
H4PF3I/OMultiplexed I/O & Peripheral Pin PF3 (General)
H6VSSGNDGround Reference Pin (VSS)
H7VSSGNDGround Reference Pin (VSS)
H8VSSGNDGround Reference Pin (VSS)
H9VSSGNDGround Reference Pin (VSS)
H10VSSGNDGround Reference Pin (VSS)
H12VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
H13PG3I/OMultiplexed I/O & Peripheral Pin PG3 (General)
H14PD14I/OMultiplexed I/O & Peripheral Pin PD14 (General)
H15PD13I/OMultiplexed I/O & Peripheral Pin PD13 (General)
J1PH0-OSC_INI/OMultiplexed I/O & Peripheral Pin PH0-OSC_IN (RTC/CLK)
J2PF8I/OMultiplexed I/O & Peripheral Pin PF8 (General)
J3PF7I/OMultiplexed I/O & Peripheral Pin PF7 (General)
J4PF9I/OMultiplexed I/O & Peripheral Pin PF9 (General)
J6VSSGNDGround Reference Pin (VSS)
J7VSSGNDGround Reference Pin (VSS)
J8VSSGNDGround Reference Pin (VSS)
J9VSSGNDGround Reference Pin (VSS)
J10VSSGNDGround Reference Pin (VSS)
J12PD15I/OMultiplexed I/O & Peripheral Pin PD15 (General)
J13PD11I/OMultiplexed I/O & Peripheral Pin PD11 (General)
J14VSSGNDGround Reference Pin (VSS)
J15PD12I/OMultiplexed I/O & Peripheral Pin PD12 (General)
K1PH1-OSC_OUTI/OMultiplexed I/O & Peripheral Pin PH1-OSC_OUT (RTC/CLK)
K2VSSGNDGround Reference Pin (VSS)
K3PF10I/OMultiplexed I/O & Peripheral Pin PF10 (General)
K4VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
K6VSSGNDGround Reference Pin (VSS)
K7VSSGNDGround Reference Pin (VSS)
K8VSSGNDGround Reference Pin (VSS)
K9VSSGNDGround Reference Pin (VSS)
K10VSSGNDGround Reference Pin (VSS)
K12VSSGNDGround Reference Pin (VSS)
K13PD9I/OMultiplexed I/O & Peripheral Pin PD9 (General)
K14PB15I/OMultiplexed I/O & Peripheral Pin PB15 (General)
K15PB14I/OMultiplexed I/O & Peripheral Pin PB14 (General)
L1NRSTISystem Enable & Hardware Reset (NRST)
L2PC0I/OMultiplexed I/O & Peripheral Pin PC0 (General)
L3PC1I/OMultiplexed I/O & Peripheral Pin PC1 (General)
L4VREF-I/OMultiplexed I/O & Peripheral Pin VREF- (General)
L12VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
L13PD10I/OMultiplexed I/O & Peripheral Pin PD10 (General)
L14PD8I/OMultiplexed I/O & Peripheral Pin PD8 (General)
L15PB13I/OMultiplexed I/O & Peripheral Pin PB13 (General)
M1PC2I/OMultiplexed I/O & Peripheral Pin PC2 (General)
M2PC3I/OMultiplexed I/O & Peripheral Pin PC3 (General)
M3VREF+I/OMultiplexed I/O & Peripheral Pin VREF+ (General)
M4VDDAPowerPower Supply Input (VDDA — 3.3V VDD (Max 4.0V))
M5VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
M6VSSGNDGround Reference Pin (VSS)
M7PC5I/OMultiplexed I/O & Peripheral Pin PC5 (General)
M8PB1I/OMultiplexed I/O & Peripheral Pin PB1 (General)
M9VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
M10VSSGNDGround Reference Pin (VSS)
M11PH7I/OMultiplexed I/O & Peripheral Pin PH7 (General)
M12PE14I/OMultiplexed I/O & Peripheral Pin PE14 (General)
M13PH11I/OMultiplexed I/O & Peripheral Pin PH11 (General)
M14PH9I/OMultiplexed I/O & Peripheral Pin PH9 (General)
M15PB12I/OMultiplexed I/O & Peripheral Pin PB12 (General)
N1PC2_CI/OMultiplexed I/O & Peripheral Pin PC2_C (General)
N2PC3_CI/OMultiplexed I/O & Peripheral Pin PC3_C (General)
N3VSSAGNDGround Reference Pin (VSSA)
N4PH2I/OMultiplexed I/O & Peripheral Pin PH2 (General)
N5PA3I/OMultiplexed I/O & Peripheral Pin PA3 (General)
N6PA7I/OMultiplexed I/O & Peripheral Pin PA7 (General)
N7PF11I/OMultiplexed I/O & Peripheral Pin PF11 (General)
N8PE8I/OMultiplexed I/O & Peripheral Pin PE8 (General)
N9PG1I/OMultiplexed I/O & Peripheral Pin PG1 (General)
N10PF15I/OMultiplexed I/O & Peripheral Pin PF15 (General)
N11PF13I/OMultiplexed I/O & Peripheral Pin PF13 (General)
N12PB10I/OMultiplexed I/O & Peripheral Pin PB10 (General)
N13PH8I/OMultiplexed I/O & Peripheral Pin PH8 (General)
N14PH10I/OMultiplexed I/O & Peripheral Pin PH10 (General)
N15PH12I/OMultiplexed I/O & Peripheral Pin PH12 (General)
P1PA0I/OMultiplexed I/O & Peripheral Pin PA0 (General)
P2PA1I/OMultiplexed I/O & Peripheral Pin PA1 (General)
P3PA1_CI/OMultiplexed I/O & Peripheral Pin PA1_C (General)
P4PH4I/OMultiplexed I/O & Peripheral Pin PH4 (General)
P5PA4I/OMultiplexed I/O & Peripheral Pin PA4 (General)
P6PA5I/OMultiplexed I/O & Peripheral Pin PA5 (General)
P7PB2I/OMultiplexed I/O & Peripheral Pin PB2 (General)
P8PG0I/OMultiplexed I/O & Peripheral Pin PG0 (General)
P9PE7I/OMultiplexed I/O & Peripheral Pin PE7 (General)
P10PB11I/OMultiplexed I/O & Peripheral Pin PB11 (General)
P11PF12I/OMultiplexed I/O & Peripheral Pin PF12 (General)
P12PE12I/OMultiplexed I/O & Peripheral Pin PE12 (General)
P13PE13I/OMultiplexed I/O & Peripheral Pin PE13 (General)
P14PE15I/OMultiplexed I/O & Peripheral Pin PE15 (General)
P15PH6I/OMultiplexed I/O & Peripheral Pin PH6 (General)
R1VSSGNDGround Reference Pin (VSS)
R2PA2I/OMultiplexed I/O & Peripheral Pin PA2 (General)
R3PA0_CI/OMultiplexed I/O & Peripheral Pin PA0_C (General)
R4PH3I/OMultiplexed I/O & Peripheral Pin PH3 (General)
R5PH5I/OMultiplexed I/O & Peripheral Pin PH5 (General)
R6PC4I/OMultiplexed I/O & Peripheral Pin PC4 (General)
R7PA6I/OMultiplexed I/O & Peripheral Pin PA6 (General)
R8PB0I/OMultiplexed I/O & Peripheral Pin PB0 (General)
R9PE10I/OMultiplexed I/O & Peripheral Pin PE10 (General)
R10PF14I/OMultiplexed I/O & Peripheral Pin PF14 (General)
R11PE9I/OMultiplexed I/O & Peripheral Pin PE9 (General)
R12PE11I/OMultiplexed I/O & Peripheral Pin PE11 (General)
R13VCAPI/OMultiplexed I/O & Peripheral Pin VCAP (General)
R14VDDLDOPowerPower Supply Input (VDDLDO — 3.3V VDD (Max 4.0V))
R15VSSGNDGround Reference Pin (VSS)
PIN A1 VSS
GND
Ground Reference Pin (VSS)
Design note: 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: STM32H735IGK3 (ST · UFBGA-201(10x10))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
STM32H735IGK3 (UFBGA-201(10x10)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
STM32H735IGK3 (UFBGA-201(10x10)) - 2. Standard Pinout (Top View)
True package pinout (201 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
STM32H735IGK3 (UFBGA-201(10x10)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
STM32H735IGK3 (UFBGA-201(10x10)) - 4. Package Dimensions (D×E×A)
UFBGA-201(10x10) · 10.00×10.00mm · Pitch 0.65mmExpand ›
5. Recommended Land PatternLAND PATTERN
STM32H735IGK3 (UFBGA-201(10x10)) - 5. Recommended Land Pattern
IPC-7351B Footprint (201 Pads)Expand ›
6. Application SchematicSCHEMATIC
STM32H735IGK3 (UFBGA-201(10x10)) - 6. Application Schematic
Typical Application SchematicExpand ›

Technical Specifications & Part Details (STM32H735IGK3)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Embedded Microcontroller Unit (MCU)
Detailed Overview:STM32H735IGK3 (UFBGA-201(10x10)) is a 56-pin embedded microcontroller unit (mcu) featuring a 10.00 × 10.00 × 0.50 mm mechanical envelope (lead pitch e = 0.65 mm). Rated for 3.0V ~ 3.6V (Typ 3.3V) supply operation across -40°C ~ +85°C (Industrial Grade) with integrated RTC/CLK interfaces.
Operating Supply VoltageV_CC / V_DD
3.0V ~ 3.6V (Typ 3.3V)
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
DC / Broadband Passive
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
10.00 × 10.00 × 0.50 mm (A1=0.20 mm)
Package family: BGA (UFBGA-201(10x10))
Pin Count & Lead PitchN / e
56 Pins | Pitch e = 0.65 mm (25.6 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
RTC/CLK
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol201 auto-grouped pins
OK
IPC-7351B Land Pattern201 pads · Pitch 0.65mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (UFBGA-201(10x10))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
10.00 × 10.00 mm
Height (A) & Pitch (e)IPC-7351B
A=0.50mm · e=0.65mm
Pad Size (W × L)Level B
0.30 × 0.30 mm
Pins / Total PadsTopology
201P / 201Pad (BGA_GRID)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
UFBGA-201(10x10)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — STM32H735IGK3 (UFBGA-201(10x10))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of STM32H735IGK3 (UFBGA-201(10x10))?

Manufactured by ST, the STM32H735IGK3 is housed in a UFBGA-201(10x10) package with 201 pins and a 0.65 mm lead pitch. Key pins include: A1 (VSS: Ground Reference Pin (VSS)), A2 (PB8: Multiplexed I/O & Peripheral Pin PB8 (General)), A3 (VDDLDO: Power Supply Input (VDDLDO — 3.3V VDD (Max 4.0V))), A4 (VCAP: Multiplexed I/O & Peripheral Pin VCAP (General)), A5 (PB6: Multiplexed I/O & Peripheral Pin PB6 (General)), A6 (PB3: Multiplexed I/O & Peripheral Pin PB3 (General)).

What are the IPC-7351B PCB Footprint dimensions for STM32H735IGK3?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), STM32H735IGK3 (UFBGA-201(10x10)) has a nominal body envelope of 10.00 × 10.00 mm, pitch e = 0.65 mm, and 201 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for STM32H735IGK3?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for STM32H735IGK3 (ST, UFBGA-201(10x10)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (201 pins) & STM32H735 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
A1VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
A2PB8Digital_IOSignal terminal PB8 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB8. Supported peripheral buses: General.
A3VDDLDOPower_InPrimary positive power supply input (VDDLDO) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
A4VCAPDigital_IOSignal terminal VCAP (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: VCAP. Supported peripheral buses: General.
A5PB6Digital_IOSignal terminal PB6 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB6. Supported peripheral buses: General.
A6PB3Digital_IOSignal terminal PB3 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB3. Supported peripheral buses: General.
A7PG11Digital_IOSignal terminal PG11 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG11. Supported peripheral buses: General.
A8PG9Digital_IOSignal terminal PG9 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG9. Supported peripheral buses: General.
A9PD3Digital_IOSignal terminal PD3 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD3. Supported peripheral buses: General.
A10PD1Digital_IOSignal terminal PD1 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD1. Supported peripheral buses: General.
A11PA15Digital_IOSignal terminal PA15 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA15. Supported peripheral buses: General.
A12PA14Digital_IOSignal terminal PA14 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA14. Supported peripheral buses: General.
A13VDDLDOPower_InPrimary positive power supply input (VDDLDO) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
A14VCAPDigital_IOSignal terminal VCAP (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: VCAP. Supported peripheral buses: General.
A15VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
B1PE4Digital_IOSignal terminal PE4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE4. Supported peripheral buses: General.
B2PE3Digital_IOSignal terminal PE3 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE3. Supported peripheral buses: General.
B3PB9Digital_IOSignal terminal PB9 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB9. Supported peripheral buses: General.
B4PE0Digital_IOSignal terminal PE0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE0. Supported peripheral buses: General.
B5PB7Digital_IOSignal terminal PB7 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB7. Supported peripheral buses: General.
B6PB4Digital_IOSignal terminal PB4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB4. Supported peripheral buses: General.
B7PG13Digital_IOSignal terminal PG13 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG13. Supported peripheral buses: General.
B8PD7Digital_IOSignal terminal PD7 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD7. Supported peripheral buses: General.
B9PD5Digital_IOSignal terminal PD5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD5. Supported peripheral buses: General.
B10PD2Digital_IOSignal terminal PD2 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD2. Supported peripheral buses: General.
B11PC12Digital_IOSignal terminal PC12 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC12. Supported peripheral buses: General.
B12PH14Digital_IOSignal terminal PH14 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PH14. Supported peripheral buses: General.
B13PA13Digital_IOSignal terminal PA13 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA13. Supported peripheral buses: General.
B14PA8Digital_IOSignal terminal PA8 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA8. Supported peripheral buses: General.
B15PA12Digital_IOSignal terminal PA12 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA12. Supported peripheral buses: General.
C1PC13Digital_IOSignal terminal PC13 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC13. Supported peripheral buses: General.
C2VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
C3PE2Digital_IOSignal terminal PE2 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE2. Supported peripheral buses: General.
C4PE1Digital_IOSignal terminal PE1 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE1. Supported peripheral buses: General.
C5BOOT0Digital_IOSignal terminal BOOT0 (I, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: BOOT0. Supported peripheral buses: General.
C6PB5Digital_IOSignal terminal PB5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB5. Supported peripheral buses: General.
C7PG14Digital_IOSignal terminal PG14 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG14. Supported peripheral buses: General.
C8PG10Digital_IOSignal terminal PG10 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG10. Supported peripheral buses: General.
C9PD4Digital_IOSignal terminal PD4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD4. Supported peripheral buses: General.
C10PD0Digital_IOSignal terminal PD0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD0. Supported peripheral buses: General.
C11PC11Digital_IOSignal terminal PC11 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC11. Supported peripheral buses: General.
C12PC10Digital_IOSignal terminal PC10 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC10. Supported peripheral buses: General.
C13PH13Digital_IOSignal terminal PH13 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PH13. Supported peripheral buses: General.
C14PA10Digital_IOSignal terminal PA10 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA10. Supported peripheral buses: General.
C15PA11Digital_IOSignal terminal PA11 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA11. Supported peripheral buses: General.
D1PC15-OSC32_OUTDigital_IOSignal terminal PC15-OSC32_OUT (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC15-OSC32_OUT. Supported peripheral buses: RTC/CLK.
D2PC14-OSC32_INDigital_IOSignal terminal PC14-OSC32_IN (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC14-OSC32_IN. Supported peripheral buses: RTC/CLK.
D3PE5Digital_IOSignal terminal PE5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE5. Supported peripheral buses: General.
D4PDR_ONDigital_IOSignal terminal PDR_ON (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PDR_ON. Supported peripheral buses: General.
D5VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
D6VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
D7PG15Digital_IOSignal terminal PG15 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG15. Supported peripheral buses: General.
D8PG12Digital_IOSignal terminal PG12 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG12. Supported peripheral buses: General.
D9PD6Digital_IOSignal terminal PD6 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD6. Supported peripheral buses: General.
D10VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
D11VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
D12PH15Digital_IOSignal terminal PH15 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PH15. Supported peripheral buses: General.
D13PA9Digital_IOSignal terminal PA9 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA9. Supported peripheral buses: General.
D14PC8Digital_IOSignal terminal PC8 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC8. Supported peripheral buses: General.
D15PC7Digital_IOSignal terminal PC7 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC7. Supported peripheral buses: General.
E1VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
E2VBATPower_InPrimary positive power supply input (VBAT) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
E3PE6Digital_IOSignal terminal PE6 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE6. Supported peripheral buses: General.
E4VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
ExplorePartsPackagesMFRsUpload