PIC16F628-20I/SS (SSOP-20-5.2mm) — Symbol, Footprint IPC-7351B & 3D STEP Model

PIC16F628-20I/SS

MICROCHIPSSOP-20-5.2mm · 20 Pins · Pitch 0.65mmIPC TOLERANCE VARIATION5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · PIC16F628-20I/SS (SSOP-20-5.2mm)1RA2/AN2/VREF2RA3/AN3/CMP13RA4/TOCKI/CM4RA5/#MCLR/VP5VSS6VSS7RB0/INT8RB1/RX/DT9RB2/TX/CK10RB3/CCP120RA1/AN119RA0/AN018RA7/OSC1/CLK17RA6/OSC2/CLK16VDD15VDD14RB7/T1OSI/PG13RB6/T1OSO/T112RB511RB4/PGMGrid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.817.812.77.62.5-2.5-7.6-12.7-17.8mm
2. 2D FOOTPRINT
1234567891011121314151617181920E=5.30mm · Pitch e=0.65mmD=7.20mm-6-5-4-3-2-101234566543210-1-2-3-4-5-6mm
3. 3D CAD MODEL
Package Body: 5.30mm × 7.20mm · Pitch: 0.65mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (20/20)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1RA2/AN2/VREFAnalogMultiplexed I/O & Peripheral Pin RA2/AN2/VREF (General)
2RA3/AN3/CMP1I/OMultiplexed I/O & Peripheral Pin RA3/AN3/CMP1 (General)
3RA4/TOCKI/CMP2I/OMultiplexed I/O & Peripheral Pin RA4/TOCKI/CMP2 (General)
4RA5/#MCLR/VPPI/OMultiplexed I/O & Peripheral Pin RA5/#MCLR/VPP (General)
5VSSGNDGround Reference Pin (VSS)
6VSSGNDGround Reference Pin (VSS)
7RB0/INTI/OMultiplexed I/O & Peripheral Pin RB0/INT (General)
8RB1/RX/DTI/OMultiplexed I/O & Peripheral Pin RB1/RX/DT (General)
9RB2/TX/CKI/OMultiplexed I/O & Peripheral Pin RB2/TX/CK (General)
10RB3/CCP1I/OMultiplexed I/O & Peripheral Pin RB3/CCP1 (General)
11RB4/PGMI/OMultiplexed I/O & Peripheral Pin RB4/PGM (General)
12RB5I/OMultiplexed I/O & Peripheral Pin RB5 (General)
13RB6/T1OSO/T1CKI/PGCI/OMultiplexed I/O & Peripheral Pin RB6/T1OSO/T1CKI/PGC (General)
14RB7/T1OSI/PGDI/OMultiplexed I/O & Peripheral Pin RB7/T1OSI/PGD (General)
15VDDPowerPower Supply Input (VDD — 3.0V to 5.5V)
16VDDPowerPower Supply Input (VDD — 3.0V to 5.5V)
17RA6/OSC2/CLKOUTI/OMultiplexed I/O & Peripheral Pin RA6/OSC2/CLKOUT (RTC/CLK)
18RA7/OSC1/CLKINI/OMultiplexed I/O & Peripheral Pin RA7/OSC1/CLKIN (RTC/CLK)
19RA0/AN0I/OMultiplexed I/O & Peripheral Pin RA0/AN0 (General)
20RA1/AN1I/OMultiplexed I/O & Peripheral Pin RA1/AN1 (General)
PIN 1 RA2/AN2/VREF
Analog
Multiplexed I/O & Peripheral Pin RA2/AN2/VREF (General)
Design note: RA2
IPC-7351B Solder Density & Span C/G/Z Tuner

Extracted Drawings Gallery (6 Standard Drawings + 14 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
1. Realistic 3D PackageREPRESENTATIVE
PIC16F628-20I/SS (SSOP-20-5.2mm) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
PIC16F628-20I/SS (SSOP-20-5.2mm) - 2. Standard Pinout (Top View)
True package pinout (20 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
PIC16F628-20I/SS (SSOP-20-5.2mm) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
PIC16F628-20I/SS (SSOP-20-5.2mm) - 4. Package Dimensions (D×E×A)
SSOP-20-5.2mm · 5.30×7.20mm · Pitch 0.65mmExpand ›
5. Recommended Land PatternLAND PATTERN
PIC16F628-20I/SS (SSOP-20-5.2mm) - 5. Recommended Land Pattern
IPC-7351B Footprint (20 Pads)Expand ›
6. Application SchematicSCHEMATIC
PIC16F628-20I/SS (SSOP-20-5.2mm) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (14 figures · Page 1/2)
Showing 1–12 of 14 uncropped original figures for PIC16F628
P2 · p02_fig011782×2485px
PIC16F628-20I/SS (SSOP-20-5.2mm) — DS40300C - page ii Preliminary  2003 Microchip Technology Inc. | Trademarks | The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART and PRO MATE are registered trademarks of Microchip Technology Incorporat
DS40300C - page ii Preliminary  2003 Microchip Technology Inc. | Trademarks | The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART and PRO MATE are registered trademarks of Microchip Technology Incorporat
P2 · p02_fig02672×376px
PIC16F628-20I/SS (SSOP-20-5.2mm) — DS40300C - page ii Preliminary  2003 Microchip Technology Inc.
DS40300C - page ii Preliminary  2003 Microchip Technology Inc.
P2 · p02_fig02P2
PIC16F628-20I/SS (SSOP-20-5.2mm) — Datasheet Page 2 (p02_fig02)
Datasheet Page 2 (p02_fig02)
P64 · p64_fig01871×671px
PIC16F628-20I/SS (SSOP-20-5.2mm) — match RB3/CCP1
match RB3/CCP1
P64 · p64_fig02868×647px
PIC16F628-20I/SS (SSOP-20-5.2mm) — FIGURE 11-1: COMPARE MODE OPERATION BLOCK DIAGRAM Special Event Trigger will reset Timer1, but not set interrupt flag bit TMR1IF (PIR1<0>)
FIGURE 11-1: COMPARE MODE OPERATION BLOCK DIAGRAM Special Event Trigger will reset Timer1, but not set interrupt flag bit TMR1IF (PIR1<0>)
P108 · p108_fig01870×413px
PIC16F628-20I/SS (SSOP-20-5.2mm) — FIGURE 14-18: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION
FIGURE 14-18: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION
P108 · p108_fig02868×859px
PIC16F628-20I/SS (SSOP-20-5.2mm) — FIGURE 14-18: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION
FIGURE 14-18: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION
P108 · p108_fig02P108
PIC16F628-20I/SS (SSOP-20-5.2mm) — Datasheet Page 108 (p108_fig02)
Datasheet Page 108 (p108_fig02)
P109 · p109_fig01733×950px
PIC16F628-20I/SS (SSOP-20-5.2mm) — FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS Byte-oriented file register operations 13 8 7 6 0
FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS Byte-oriented file register operations 13 8 7 6 0
P161 · p161_fig011443×1805px
PIC16F628-20I/SS (SSOP-20-5.2mm) — Foot Angle φ 0 4 8 0 4 8 | 15 12 0 15 12 0 β Mold Draft Angle Bottom | 15 12 0 15 12 0 α Mold Draft Angle Top | 0.51 0.42 0.36 .020 .017 .014 B Lead Width | 0.30 0.27 0.23 .012 .011 .009 c Lead Thickness | 1.27 0.84 0.41 .050 .033 .016 L Fo
Foot Angle φ 0 4 8 0 4 8 | 15 12 0 15 12 0 β Mold Draft Angle Bottom | 15 12 0 15 12 0 α Mold Draft Angle Top | 0.51 0.42 0.36 .020 .017 .014 B Lead Width | 0.30 0.27 0.23 .012 .011 .009 c Lead Thickness | 1.27 0.84 0.41 .050 .033 .016 L Fo
P161 · p161_fig01P161
PIC16F628-20I/SS (SSOP-20-5.2mm) — Datasheet Page 161 (p161_fig01)
Datasheet Page 161 (p161_fig01)
P162 · p162_fig011442×1754px
PIC16F628-20I/SS (SSOP-20-5.2mm) — 10 5 0 10 5 0 β Mold Draft Angle Bottom | 10 5 0 10 5 0 α Mold Draft Angle Top | 0.38 0.32 0.25 .015 .013 .010 B Lead Width | 203.20 101.60 0.00 8 4 0 φ Foot Angle | 0.25 0.18 0.10 .010 .007 .004 c Lead Thickness | 0.94 0.75 0.56 .037 .030
10 5 0 10 5 0 β Mold Draft Angle Bottom | 10 5 0 10 5 0 α Mold Draft Angle Top | 0.38 0.32 0.25 .015 .013 .010 B Lead Width | 203.20 101.60 0.00 8 4 0 φ Foot Angle | 0.25 0.18 0.10 .010 .007 .004 c Lead Thickness | 0.94 0.75 0.56 .037 .030
Page 1 / 2 (14 extracted figures)

Technical Specifications & Part Details (PIC16F628-20I/SS)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Standard Electronic & Interconnect Component
Detailed Overview:PIC16F628-20I/SS (SSOP-20-5.2mm) is a 20-pin standard electronic & interconnect component featuring a 7.20 × 5.30 × 2.00 mm mechanical envelope (lead pitch e = 0.65 mm). Rated for 3.0V to 5.5V supply operation across -40°C ~ +85°C (Industrial Grade) with integrated UART, PWM, RTC/CLK interfaces.
Operating Supply VoltageV_CC / V_DD
3.0V to 5.5V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
20 MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
7.20 × 5.30 × 2.00 mm (A1=0.15 mm)
Package family: TSSOP (SSOP-20-5.2mm)
Pin Count & Lead PitchN / e
20 Pins | Pitch e = 0.65 mm (25.6 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
UART, PWM, RTC/CLK
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol20 auto-grouped pins
OK
IPC-7351B Land Pattern20 pads · Pitch 0.65mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified
IPC-7351B

Family Variants & Same Datasheet Chips — PIC16F628 (2)

Select package variant or sibling MPN sharing this datasheet

Mechanical Dimensions & Land Pattern (SSOP-20-5.2mm)

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
7.20 × 5.30 mm
Height (A) & Pitch (e)IPC-7351B
A=2.00mm · e=0.65mm
Pad Size (W × L)Level B
0.42 × 1.60 mm
Pins / Total PadsTopology
20P / 20Pad (DUAL_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
SSOP-20-5.2mm
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — PIC16F628-20I/SS (SSOP-20-5.2mm)

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of PIC16F628-20I/SS (SSOP-20-5.2mm)?

Manufactured by MICROCHIP, the PIC16F628-20I/SS is housed in a SSOP-20-5.2mm package with 20 pins and a 0.65 mm lead pitch, supporting a VCC supply range of 3.0V to 5.5V. Key pins include: 1 (RA2/AN2/VREF: Multiplexed I/O & Peripheral Pin RA2/AN2/VREF (General)), 2 (RA3/AN3/CMP1: Multiplexed I/O & Peripheral Pin RA3/AN3/CMP1 (General)), 3 (RA4/TOCKI/CMP2: Multiplexed I/O & Peripheral Pin RA4/TOCKI/CMP2 (General)), 4 (RA5/#MCLR/VPP: Multiplexed I/O & Peripheral Pin RA5/#MCLR/VPP (General)), 5 (VSS: Ground Reference Pin (VSS)), 6 (VSS: Ground Reference Pin (VSS)).

What are the IPC-7351B PCB Footprint dimensions for PIC16F628-20I/SS?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), PIC16F628-20I/SS (SSOP-20-5.2mm) has a nominal body envelope of 5.30 × 7.20 mm, pitch e = 0.65 mm, and 20 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for PIC16F628-20I/SS?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for PIC16F628-20I/SS (MICROCHIP, SSOP-20-5.2mm) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (20 pins) & PIC16F628 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1RA2/AN2/VREFAnalogSignal terminal RA2/AN2/VREF (Analog, 3.0V to 5.5V domain). Multiplexed alternate functions: RA2/AN2/VREF. Supported peripheral buses: General.
2RA3/AN3/CMP1Digital_IOSignal terminal RA3/AN3/CMP1 (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RA3/AN3/CMP1. Supported peripheral buses: General.
3RA4/TOCKI/CMP2Digital_IOSignal terminal RA4/TOCKI/CMP2 (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RA4/TOCKI/CMP2. Supported peripheral buses: General.
4RA5/#MCLR/VPPDigital_IOSignal terminal RA5/#MCLR/VPP (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RA5/#MCLR/VPP. Supported peripheral buses: General.
5VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
6VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
7RB0/INTDigital_IOSignal terminal RB0/INT (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RB0/INT. Supported peripheral buses: General.
8RB1/RX/DTDigital_IOSignal terminal RB1/RX/DT (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RB1/RX/DT. Supported peripheral buses: General.
9RB2/TX/CKDigital_IOSignal terminal RB2/TX/CK (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RB2/TX/CK. Supported peripheral buses: General.
10RB3/CCP1Digital_IOSignal terminal RB3/CCP1 (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RB3/CCP1. Supported peripheral buses: General.
11RB4/PGMDigital_IOSignal terminal RB4/PGM (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RB4/PGM. Supported peripheral buses: General.
12RB5Digital_IOSignal terminal RB5 (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RB5. Supported peripheral buses: General.
13RB6/T1OSO/T1CKI/PGCDigital_IOSignal terminal RB6/T1OSO/T1CKI/PGC (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RB6/T1OSO/T1CKI/PGC. Supported peripheral buses: General.
14RB7/T1OSI/PGDDigital_IOSignal terminal RB7/T1OSI/PGD (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RB7/T1OSI/PGD. Supported peripheral buses: General.
15VDDPower_InPrimary positive power supply input (VDD) operating in the 3.0V to 5.5V domain (Max rating: 5.5V).
16VDDPower_InPrimary positive power supply input (VDD) operating in the 3.0V to 5.5V domain (Max rating: 5.5V).
17RA6/OSC2/CLKOUTDigital_IOSignal terminal RA6/OSC2/CLKOUT (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RA6/OSC2/CLKOUT. Supported peripheral buses: RTC/CLK.
18RA7/OSC1/CLKINDigital_IOSignal terminal RA7/OSC1/CLKIN (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RA7/OSC1/CLKIN. Supported peripheral buses: RTC/CLK.
19RA0/AN0Digital_IOSignal terminal RA0/AN0 (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RA0/AN0. Supported peripheral buses: General.
20RA1/AN1Digital_IOSignal terminal RA1/AN1 (I/O, 3.0V to 5.5V domain). Multiplexed alternate functions: RA1/AN1. Supported peripheral buses: General.