ChipDocs.org
⌘K
2284 PARTSUpload PDF
STM32L443RCT6TR (LQFP-64(10x10)) — Symbol, Footprint IPC-7351B & 3D STEP Model

STM32L443RCT6TR

STID: C2055466LQFP-64(10x10) · 64 Pins · Pitch 0.50mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · STM32L443RCT6TR (LQFP-64(10x10))1VBAT2PC133PC14 - OSC324NC5PH0 - OSC_ I6PH1 - OSC_OU7NRST8PC09PC110PC211PC312VSSA/ VREF -13VDDA/ VREF+14PA015PA116PA217PA318VSS19VDD20PA421PA522PA623PA724PC425PC526PB027PB128PB229PB1030PB1131VSS32VDD64VDD63VSS62PB961PB860PH3/ BOOT059PB758PB657PB556PB4 (NJTRST)55PB3 (JTDO - 54PD253PC1252PC1151PC1050PA15 (JTDI)49PA14 (JTCK -48VDD USB47VSS46PA13 (JTMS -45PA1244PA1143PA1042PA941PA840PC939PC838PC737PC636PB1535PB1434PB1333PB12Grid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.845.740.635.630.525.420.315.210.25.10-5.1-10.2-15.2-20.3-25.4-30.5-35.6-40.6-45.7mm
2. 2D FOOTPRINT
12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364E=10.00mm · Pitch e=0.50mmD=10.00mm-9-7-5-3-11357997531-1-3-5-7-9mm
3. 3D CAD MODEL
Package Body: 10.00mm × 10.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (64/64)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1VBATPowerPower Supply Input (VBAT — 3.3V VDD (Max 4.0V))
2PC13I/OMultiplexed I/O & Peripheral Pin PC13 (RTC/CLK)
3PC14 - OSC32_I N(PC14)I/OMultiplexed I/O & Peripheral Pin PC14 - OSC32_I N(PC14) (RTC/CLK)
4NCNCNo Connect (Leave Floating)
5PH0 - OSC_ IN(PH0)I/OMultiplexed I/O & Peripheral Pin PH0 - OSC_ IN(PH0) (RTC/CLK)
6PH1 - OSC_OU T(PH1)I/OMultiplexed I/O & Peripheral Pin PH1 - OSC_OU T(PH1) (RTC/CLK)
7NRSTISystem Enable & Hardware Reset (NRST)
8PC0I/OMultiplexed I/O & Peripheral Pin PC0 (ADC)
9PC1I/OMultiplexed I/O & Peripheral Pin PC1 (ADC)
10PC2I/OMultiplexed I/O & Peripheral Pin PC2 (ADC)
11PC3I/OMultiplexed I/O & Peripheral Pin PC3 (SPI, I2C, ADC)
12VSSA/ VREF -GNDGround Reference Pin (VSSA/ VREF -)
13VDDA/ VREF+PowerPower Supply Input (VDDA/ VREF+ — 3.3V VDD (Max 4.0V))
14PA0I/OMultiplexed I/O & Peripheral Pin PA0 (UART, ADC, PWM, RTC/CLK)
15PA1I/OMultiplexed I/O & Peripheral Pin PA1 (UART, SPI, ADC, PWM)
16PA2I/OMultiplexed I/O & Peripheral Pin PA2 (ADC, PWM)
17PA3I/OMultiplexed I/O & Peripheral Pin PA3 (ADC, PWM)
18VSSGNDGround Reference Pin (VSS)
19VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
20PA4I/OMultiplexed I/O & Peripheral Pin PA4 (UART, SPI, ADC, DAC)
21PA5I/OMultiplexed I/O & Peripheral Pin PA5 (SPI, ADC, DAC, PWM)
22PA6I/OMultiplexed I/O & Peripheral Pin PA6 (UART, ADC)
23PA7I/OMultiplexed I/O & Peripheral Pin PA7 (SPI, ADC, PWM)
24PC4I/OMultiplexed I/O & Peripheral Pin PC4 (UART, ADC)
25PC5I/OMultiplexed I/O & Peripheral Pin PC5 (UART, ADC)
26PB0I/OMultiplexed I/O & Peripheral Pin PB0 (UART, ADC, PWM)
27PB1I/OMultiplexed I/O & Peripheral Pin PB1 (UART, ADC, PWM)
28PB2I/OMultiplexed I/O & Peripheral Pin PB2 (I2C, RTC/CLK)
29PB10I/OMultiplexed I/O & Peripheral Pin PB10 (SPI, PWM)
30PB11I/OMultiplexed I/O & Peripheral Pin PB11 (UART, PWM)
31VSSGNDGround Reference Pin (VSS)
32VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
33PB12I/OMultiplexed I/O & Peripheral Pin PB12 (UART, I2C)
34PB13I/OMultiplexed I/O & Peripheral Pin PB13 (UART, SPI, PWM)
35PB14I/OMultiplexed I/O & Peripheral Pin PB14 (UART, SPI, PWM)
36PB15I/OMultiplexed I/O & Peripheral Pin PB15 (SPI, RTC/CLK)
37PC6I/OMultiplexed I/O & Peripheral Pin PC6 (General)
38PC7I/OMultiplexed I/O & Peripheral Pin PC7 (General)
39PC8I/OMultiplexed I/O & Peripheral Pin PC8 (General)
40PC9I/OMultiplexed I/O & Peripheral Pin PC9 (General)
41PA8I/OMultiplexed I/O & Peripheral Pin PA8 (UART, SPI, RTC/CLK)
42PA9I/OMultiplexed I/O & Peripheral Pin PA9 (UART, PWM)
43PA10I/OMultiplexed I/O & Peripheral Pin PA10 (USB, UART, PWM)
44PA11I/OMultiplexed I/O & Peripheral Pin PA11 (USB, UART, SPI, PWM)
45PA12I/OMultiplexed I/O & Peripheral Pin PA12 (UART, CAN)
46PA13 (JTMS - SWDIO)I/OMultiplexed I/O & Peripheral Pin PA13 (JTMS - SWDIO) (USB, SWD/JTAG)
47VSSGNDGround Reference Pin (VSS)
48VDD USBPowerPower Supply Input (VDD USB — 3.3V VDD (Max 4.0V))
49PA14 (JTCK - SWCLK)I/OMultiplexed I/O & Peripheral Pin PA14 (JTCK - SWCLK) (I2C, SWD/JTAG)
50PA15 (JTDI)I/OMultiplexed I/O & Peripheral Pin PA15 (JTDI) (UART, SPI, SWD/JTAG)
51PC10I/OMultiplexed I/O & Peripheral Pin PC10 (SPI)
52PC11I/OMultiplexed I/O & Peripheral Pin PC11 (SPI)
53PC12I/OMultiplexed I/O & Peripheral Pin PC12 (SPI)
54PD2I/OMultiplexed I/O & Peripheral Pin PD2 (UART)
55PB3 (JTDO - TRACE SWO)I/OMultiplexed I/O & Peripheral Pin PB3 (JTDO - TRACE SWO) (UART, SPI, PWM, SWD/JTAG)
56PB4 (NJTRST)I/OMultiplexed I/O & Peripheral Pin PB4 (NJTRST) (UART, SPI, I2C, SWD/JTAG)
57PB5I/OMultiplexed I/O & Peripheral Pin PB5 (UART, SPI)
58PB6I/OMultiplexed I/O & Peripheral Pin PB6 (UART)
59PB7I/OMultiplexed I/O & Peripheral Pin PB7 (UART)
60PH3/ BOOT0I/OMultiplexed I/O & Peripheral Pin PH3/ BOOT0 (General)
61PB8I/OMultiplexed I/O & Peripheral Pin PB8 (I2C)
62PB9I/OMultiplexed I/O & Peripheral Pin PB9 (SPI)
63VSSGNDGround Reference Pin (VSS)
64VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
PIN 1 VBAT
Power
Power Supply Input (VBAT — 3.3V VDD (Max 4.0V))
Design note: Primary positive power supply input (VBAT) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 10 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: STM32L443RCT6TR (ST · LQFP-64(10x10))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
STM32L443RCT6TR (LQFP-64(10x10)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
STM32L443RCT6TR (LQFP-64(10x10)) - 2. Standard Pinout (Top View)
True package pinout (64 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
STM32L443RCT6TR (LQFP-64(10x10)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
STM32L443RCT6TR (LQFP-64(10x10)) - 4. Package Dimensions (D×E×A)
LQFP-64(10x10) · 10.00×10.00mm · Pitch 0.50mmExpand ›
5. Recommended Land PatternLAND PATTERN
STM32L443RCT6TR (LQFP-64(10x10)) - 5. Recommended Land Pattern
IPC-7351B Footprint (64 Pads)Expand ›
6. Application SchematicSCHEMATIC
STM32L443RCT6TR (LQFP-64(10x10)) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (10 figures · Page 1/1)
Showing 1–10 of 10 uncropped original figures for STM32L443
P58 · p58_fig01EXACT PACKAGE
STM32L443RCT6TR (LQFP-64(10x10)) — Figure 7. STM32L443Vx UFBGA100 ballout(1)
Figure 7. STM32L443Vx UFBGA100 ballout(1)
P58 · p58_fig02EXACT PACKAGE
STM32L443RCT6TR (LQFP-64(10x10)) — K
K
P193 · p193_fig01EXACT PACKAGE
STM32L443RCT6TR (LQFP-64(10x10)) — Figure 48. LQFP - 64 pins, 10 x 10 mm low-profile quad flat package outline SEATING PLANE C
Figure 48. LQFP - 64 pins, 10 x 10 mm low-profile quad flat package outline SEATING PLANE C
P1 · p01_fig01881×524px
STM32L443RCT6TR (LQFP-64(10x10)) — • RTC with HW calendar, alarms and calibration
• RTC with HW calendar, alarms and calibration
P88 · p88_fig011546×1275px
STM32L443RCT6TR (LQFP-64(10x10)) — Figure 17. Power supply scheme
Figure 17. Power supply scheme
P88 · p88_fig01P88
STM32L443RCT6TR (LQFP-64(10x10)) — Datasheet Page 88 (p88_fig01)
Datasheet Page 88 (p88_fig01)
P188 · p188_fig011546×1142px
STM32L443RCT6TR (LQFP-64(10x10)) — Figure 43. LQFP - 100 pins, 14 x 14 mm low-profile quad flat
Figure 43. LQFP - 100 pins, 14 x 14 mm low-profile quad flat
P194 · p194_fig011546×1245px
STM32L443RCT6TR (LQFP-64(10x10)) — Figure 49. LQFP - 64 pins, 10 x 10 mm low-profile quad flat package
Figure 49. LQFP - 64 pins, 10 x 10 mm low-profile quad flat package
P194 · p194_fig01P194
STM32L443RCT6TR (LQFP-64(10x10)) — Datasheet Page 194 (p194_fig01)
Datasheet Page 194 (p194_fig01)
P209 · p209_fig011546×1132px
STM32L443RCT6TR (LQFP-64(10x10)) — Figure 64. LQFP - 48 pins, 7 x 7 mm low-profile quad flat package
Figure 64. LQFP - 48 pins, 7 x 7 mm low-profile quad flat package

Technical Specifications & Part Details (STM32L443RCT6TR)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Embedded Microcontroller Unit (MCU)
Detailed Overview:STM32L443RCT6TR (LQFP-64(10x10)) is a 64-pin embedded microcontroller unit (mcu) featuring a 10.00 × 10.00 × 1.60 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 1.71 V to 3.6 V supply operation across -40°C ~ +85°C (Industrial Grade) with integrated USB, SPI, I2C, ADC, DAC, JTAG / SWD, IrDA, CAN, PWM, RTC/CLK, SWD/JTAG, UART interfaces.
Operating Supply VoltageV_CC / V_DD
1.71 V to 3.6 V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
80 MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
49 5V-tolerant (FT) pins detected
Package Envelope (D × E × A)D × E × A
10.00 × 10.00 × 1.60 mm (A1=0.10 mm)
Package family: LQFP (LQFP-64(10x10))
Pin Count & Lead PitchN / e
64 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
USB, SPI, I2C, ADC, DAC, JTAG / SWD, IrDA, CAN, PWM, RTC/CLK, SWD/JTAG, UART
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Boot Strapping Pin Alert (PH3/ BOOT0): Do not force conflicting external pull-ups/pull-downs during POR reset.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol64 auto-grouped pins
OK
IPC-7351B Land Pattern64 pads · Pitch 0.50mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (LQFP-64(10x10))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
10.00 × 10.00 mm
Height (A) & Pitch (e)IPC-7351B
A=1.60mm · e=0.50mm
Pad Size (W × L)Level B
0.30 × 1.20 mm
Pins / Total PadsTopology
64P / 64Pad (QUAD_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
LQFP-64(10x10)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — STM32L443RCT6TR (LQFP-64(10x10))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of STM32L443RCT6TR (LQFP-64(10x10))?

Manufactured by ST, the STM32L443RCT6TR is housed in a LQFP-64(10x10) package with 64 pins and a 0.50 mm lead pitch, supporting a VCC supply range of 1.71 V to 3.6 V. Key pins include: 1 (VBAT: Power Supply Input (VBAT — 3.3V VDD (Max 4.0V))), 2 (PC13: Multiplexed I/O & Peripheral Pin PC13 (RTC/CLK)), 3 (PC14 - OSC32_I N(PC14): Multiplexed I/O & Peripheral Pin PC14 - OSC32_I N(PC14) (RTC/CLK)), 4 (NC: No Connect (Leave Floating)), 5 (PH0 - OSC_ IN(PH0): Multiplexed I/O & Peripheral Pin PH0 - OSC_ IN(PH0) (RTC/CLK)), 6 (PH1 - OSC_OU T(PH1): Multiplexed I/O & Peripheral Pin PH1 - OSC_OU T(PH1) (RTC/CLK)).

What are the IPC-7351B PCB Footprint dimensions for STM32L443RCT6TR?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), STM32L443RCT6TR (LQFP-64(10x10)) has a nominal body envelope of 10.00 × 10.00 mm, pitch e = 0.50 mm, and 64 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for STM32L443RCT6TR?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for STM32L443RCT6TR (ST, LQFP-64(10x10)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (64 pins) & STM32L443 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1VBATPower_InPrimary positive power supply input (VBAT) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
2PC13Digital_IOSignal terminal PC13 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC13. Supported peripheral buses: RTC/CLK.
3PC14 - OSC32_I N(PC14)Digital_IOSignal terminal PC14 - OSC32_I N(PC14) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC14 - OSC32_I N(PC14). Supported peripheral buses: RTC/CLK.
4NCNo_ConnectNo Connect (Leave Floating)
5PH0 - OSC_ IN(PH0)Digital_IOSignal terminal PH0 - OSC_ IN(PH0) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PH0 - OSC_ IN(PH0). Supported peripheral buses: RTC/CLK.
6PH1 - OSC_OU T(PH1)Digital_IOSignal terminal PH1 - OSC_OU T(PH1) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PH1 - OSC_OU T(PH1). Supported peripheral buses: RTC/CLK.
7NRSTDigital_IOActive-low hardware reset terminal (NRST): pulling this pin Low resets the processor core and peripherals.
8PC0Digital_IOSignal terminal PC0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC0. Supported peripheral buses: ADC.
9PC1Digital_IOSignal terminal PC1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC1. Supported peripheral buses: ADC.
10PC2Digital_IOSignal terminal PC2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC2. Supported peripheral buses: ADC.
11PC3Digital_IOSignal terminal PC3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MOSILCDVLCD. Supported peripheral buses: SPI, I2C, ADC.
12VSSA/ VREF -GND0V electrical ground return terminal (VSSA/ VREF -) for internal core logic, I/O drivers, and analog sub-blocks.
13VDDA/ VREF+Power_InPrimary positive power supply input (VDDA/ VREF+) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
14PA0Digital_IOSignal terminal PA0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA0. Supported peripheral buses: UART, ADC, PWM, RTC/CLK.
15PA1Digital_IOSignal terminal PA1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_SCK. Supported peripheral buses: UART, SPI, ADC, PWM.
16PA2Digital_IOSignal terminal PA2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA2. Supported peripheral buses: ADC, PWM.
17PA3Digital_IOSignal terminal PA3 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA3. Supported peripheral buses: ADC, PWM.
18VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
19VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
20PA4Digital_IOSignal terminal PA4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_NSSSPI3NSS. Supported peripheral buses: UART, SPI, ADC, DAC.
21PA5Digital_IOSignal terminal PA5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_SCKLPTIM2ETR. Supported peripheral buses: SPI, ADC, DAC, PWM.
22PA6Digital_IOSignal terminal PA6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA6. Supported peripheral buses: UART, ADC.
23PA7Digital_IOSignal terminal PA7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MOSI. Supported peripheral buses: SPI, ADC, PWM.
24PC4Digital_IOSignal terminal PC4 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC4. Supported peripheral buses: UART, ADC.
25PC5Digital_IOSignal terminal PC5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC5. Supported peripheral buses: UART, ADC.
26PB0Digital_IOSignal terminal PB0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB0. Supported peripheral buses: UART, ADC, PWM.
27PB1Digital_IOSignal terminal PB1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB1. Supported peripheral buses: UART, ADC, PWM.
28PB2Digital_IOSignal terminal PB2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C3_SMBALCDVLCD. Supported peripheral buses: I2C, RTC/CLK.
29PB10Digital_IOSignal terminal PB10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_SCKUSART3TX. Supported peripheral buses: SPI, PWM.
30PB11Digital_IOSignal terminal PB11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB11. Supported peripheral buses: UART, PWM.
31VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
32VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
33PB12Digital_IOSignal terminal PB12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB12. Supported peripheral buses: UART, I2C.
34PB13Digital_IOSignal terminal PB13 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_SCK. Supported peripheral buses: UART, SPI, PWM.
35PB14Digital_IOSignal terminal PB14 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MISO. Supported peripheral buses: UART, SPI, PWM.
36PB15Digital_IOSignal terminal PB15 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MOSI. Supported peripheral buses: SPI, RTC/CLK.
37PC6Digital_IOSignal terminal PC6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC6. Supported peripheral buses: General.
38PC7Digital_IOSignal terminal PC7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC7. Supported peripheral buses: General.
39PC8Digital_IOSignal terminal PC8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC8. Supported peripheral buses: General.
40PC9Digital_IOSignal terminal PC9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC9. Supported peripheral buses: General.
41PA8Digital_IOSignal terminal PA8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA8. Supported peripheral buses: UART, SPI, RTC/CLK.
42PA9Digital_IOSignal terminal PA9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA9. Supported peripheral buses: UART, PWM.
43PA10Digital_IOSignal terminal PA10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA10. Supported peripheral buses: USB, UART, PWM.
44PA11Digital_IOSignal terminal PA11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MISO, USB_DM. Supported peripheral buses: USB, UART, SPI, PWM.
45PA12Digital_IOSignal terminal PA12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA12. Supported peripheral buses: UART, CAN.
46PA13 (JTMS - SWDIO)Digital_IOSignal terminal PA13 (JTMS - SWDIO) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA13 (JTMS - SWDIO). Supported peripheral buses: USB, SWD/JTAG.
47VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
48VDD USBPower_InPrimary positive power supply input (VDD USB) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
49PA14 (JTCK - SWCLK)Digital_IOSignal terminal PA14 (JTCK - SWCLK) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SMBA. Supported peripheral buses: I2C, SWD/JTAG.
50PA15 (JTDI)Digital_IOSignal terminal PA15 (JTDI) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_NSSSPI3NSS. Supported peripheral buses: UART, SPI, SWD/JTAG.
51PC10Digital_IOSignal terminal PC10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_SCKUSART3TX. Supported peripheral buses: SPI.
52PC11Digital_IOSignal terminal PC11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_MISOUSART3RX. Supported peripheral buses: SPI.
53PC12Digital_IOSignal terminal PC12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_MOSIUSART3CK. Supported peripheral buses: SPI.
54PD2Digital_IOSignal terminal PD2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD2. Supported peripheral buses: UART.
55PB3 (JTDO - TRACE SWO)Digital_IOSignal terminal PB3 (JTDO - TRACE SWO) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_SCK. Supported peripheral buses: UART, SPI, PWM, SWD/JTAG.
56PB4 (NJTRST)Digital_IOSignal terminal PB4 (NJTRST) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C3_SDA, SPI1_MISOSPI3MISO. Supported peripheral buses: UART, SPI, I2C, SWD/JTAG.
57PB5Digital_IOSignal terminal PB5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MOSISPI3MOSI. Supported peripheral buses: UART, SPI.
58PB6Digital_IOSignal terminal PB6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB6. Supported peripheral buses: UART.
59PB7Digital_IOSignal terminal PB7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB7. Supported peripheral buses: UART.
60PH3/ BOOT0Digital_IOSignal terminal PH3/ BOOT0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PH3/ BOOT0. Supported peripheral buses: General.
61PB8Digital_IOSignal terminal PB8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB8. Supported peripheral buses: I2C.
62PB9Digital_IOSignal terminal PB9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_NSSCAN1TX. Supported peripheral buses: SPI.
63VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
64VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
ExplorePartsPackagesMFRsUpload