ChipDocs.org
⌘K
2284 PARTSUpload PDF
STM32L151RBH6TR (BGA-64) — Symbol, Footprint IPC-7351B & 3D STEP Model

STM32L151RBH6TR

STID: C2055394BGA-64 · 64 Pins · Pitch 0.50mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · STM32L151RBH6TR (BGA-64)A1PC14 - OSC32A2PC13 - WKUP2A3PB9A4PB4A5PB3A6PA15A7PA14A8PA13B1PC15 - OSC32B2V (3) LCDB3PB8B4BOOT0B5PD2B6PC11B7PC10B8PA12C1PH0 - OSC INC2VSS_4C3PB7C4PB5C5PC12C6PA10C7PA9C8PA11D1PH1 - OSC_OUD2VDD_4D3PB6D4VSS_3D5VSS_2D6VSS_1D7PA8D8PC9H8PB12H7PB11H6PC5H5PC4H4PA7H3PA4H2PA1H1VDDAG8PB13G7PB10G6PB2G5PB1G4PA6G3PA3G2PA0WKUP1 -G1VREF+F8PB14F7PB15F6PC6F5PB0F4PA5F3PA2F2PC2F1VSSAE8PC8E7PC7E6VDD_1E5VDD_2E4VDD_3E3PC0E2PC1E1NRSTGrid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.845.740.635.630.525.420.315.210.25.10-5.1-10.2-15.2-20.3-25.4-30.5-35.6-40.6-45.7mm
2. 2D FOOTPRINT
A1A2A3A4A5A6A7A8B1B2B3B4B5B6B7B8C1C2C3C4C5C6C7C8D1D2D3D4D5D6D7D8E1E2E3E4E5E6E7E8F1F2F3F4F5F6F7F8G1G2G3G4G5G6G7G8H1H2H3H4H5H6H7H8E=5.00mm · Pitch e=0.50mmD=5.00mm-4-3-2-10123443210-1-2-3-4mm
3. 3D CAD MODEL
Package Body: 5.00mm × 5.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (64/64)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
A1PC14 - OSC32 IN(4)_I/OMultiplexed I/O & Peripheral Pin PC14 - OSC32 IN(4)_ (RTC/CLK)
A2PC13 - WKUP2I/OMultiplexed I/O & Peripheral Pin PC13 - WKUP2 (RTC/CLK)
A3PB9I/OMultiplexed I/O & Peripheral Pin PB9 (I2C)
A4PB4I/OMultiplexed I/O & Peripheral Pin PB4 (SPI, SWD/JTAG)
A5PB3I/OMultiplexed I/O & Peripheral Pin PB3 (SPI, SWD/JTAG)
A6PA15I/OMultiplexed I/O & Peripheral Pin PA15 (SPI, SWD/JTAG)
A7PA14I/OMultiplexed I/O & Peripheral Pin PA14 (SWD/JTAG)
A8PA13I/OMultiplexed I/O & Peripheral Pin PA13 (SWD/JTAG)
B1PC15 - OSC32 OUT (4)_I/OMultiplexed I/O & Peripheral Pin PC15 - OSC32 OUT (4)_ (RTC/CLK)
B2V (3) LCDI/OMultiplexed I/O & Peripheral Pin V (3) LCD (General)
B3PB8I/OMultiplexed I/O & Peripheral Pin PB8 (I2C)
B4BOOT0IInput-Only Pin BOOT0 (General)
B5PD2I/OMultiplexed I/O & Peripheral Pin PD2 (General)
B6PC11I/OMultiplexed I/O & Peripheral Pin PC11 (UART)
B7PC10I/OMultiplexed I/O & Peripheral Pin PC10 (UART)
B8PA12I/OMultiplexed I/O & Peripheral Pin PA12 (USB, UART, SPI)
C1PH0 - OSC IN(5)_I/OMultiplexed I/O & Peripheral Pin PH0 - OSC IN(5)_ (RTC/CLK)
C2VSS_4GNDGround Reference Pin (VSS_4)
C3PB7I/OMultiplexed I/O & Peripheral Pin PB7 (UART, I2C)
C4PB5I/OMultiplexed I/O & Peripheral Pin PB5 (SPI, I2C)
C5PC12I/OMultiplexed I/O & Peripheral Pin PC12 (UART)
C6PA10I/OMultiplexed I/O & Peripheral Pin PA10 (UART)
C7PA9I/OMultiplexed I/O & Peripheral Pin PA9 (UART)
C8PA11I/OMultiplexed I/O & Peripheral Pin PA11 (USB, UART, SPI)
D1PH1 - OSC_OUTI/OMultiplexed I/O & Peripheral Pin PH1 - OSC_OUT (RTC/CLK)
D2VDD_4PowerPower Supply Input (VDD_4 — 3.3V VDD (Max 4.0V))
D3PB6I/OMultiplexed I/O & Peripheral Pin PB6 (UART, I2C)
D4VSS_3GNDGround Reference Pin (VSS_3)
D5VSS_2GNDGround Reference Pin (VSS_2)
D6VSS_1GNDGround Reference Pin (VSS_1)
D7PA8I/OMultiplexed I/O & Peripheral Pin PA8 (UART, RTC/CLK)
D8PC9I/OMultiplexed I/O & Peripheral Pin PC9 (General)
E1NRSTISystem Enable & Hardware Reset (NRST)
E2PC1I/OMultiplexed I/O & Peripheral Pin PC1 (ADC)
E3PC0I/OMultiplexed I/O & Peripheral Pin PC0 (ADC)
E4VDD_3PowerPower Supply Input (VDD_3 — 3.3V VDD (Max 4.0V))
E5VDD_2PowerPower Supply Input (VDD_2 — 3.3V VDD (Max 4.0V))
E6VDD_1PowerPower Supply Input (VDD_1 — 3.3V VDD (Max 4.0V))
E7PC7I/OMultiplexed I/O & Peripheral Pin PC7 (General)
E8PC8I/OMultiplexed I/O & Peripheral Pin PC8 (General)
F1VSSAGNDGround Reference Pin (VSSA)
F2PC2I/OMultiplexed I/O & Peripheral Pin PC2 (ADC)
F3PA2I/OMultiplexed I/O & Peripheral Pin PA2 (UART, ADC)
F4PA5I/OMultiplexed I/O & Peripheral Pin PA5 (SPI, ADC, DAC, PWM)
F5PB0I/OMultiplexed I/O & Peripheral Pin PB0 (ADC)
F6PC6I/OMultiplexed I/O & Peripheral Pin PC6 (General)
F7PB15I/OMultiplexed I/O & Peripheral Pin PB15 (SPI, ADC, RTC/CLK)
F8PB14I/OMultiplexed I/O & Peripheral Pin PB14 (UART, SPI, ADC, PWM)
G1VREF+AnalogMultiplexed I/O & Peripheral Pin VREF+ (General)
G2PA0WKUP1 -I/OMultiplexed I/O & Peripheral Pin PA0WKUP1 - (UART, ADC, PWM)
G3PA3I/OMultiplexed I/O & Peripheral Pin PA3 (UART, ADC)
G4PA6I/OMultiplexed I/O & Peripheral Pin PA6 (SPI, ADC)
G5PB1I/OMultiplexed I/O & Peripheral Pin PB1 (ADC)
G6PB2I/OMultiplexed I/O & Peripheral Pin PB2 (General)
G7PB10I/OMultiplexed I/O & Peripheral Pin PB10 (UART, I2C)
G8PB13I/OMultiplexed I/O & Peripheral Pin PB13 (UART, SPI, ADC, PWM)
H1VDDAPowerPower Supply Input (VDDA — 3.3V VDD (Max 4.0V))
H2PA1I/OMultiplexed I/O & Peripheral Pin PA1 (UART, ADC)
H3PA4I/OMultiplexed I/O & Peripheral Pin PA4 (UART, SPI, ADC, DAC)
H4PA7I/OMultiplexed I/O & Peripheral Pin PA7 (SPI, ADC)
H5PC4I/OMultiplexed I/O & Peripheral Pin PC4 (ADC)
H6PC5I/OMultiplexed I/O & Peripheral Pin PC5 (ADC)
H7PB11I/OMultiplexed I/O & Peripheral Pin PB11 (UART, I2C)
H8PB12I/OMultiplexed I/O & Peripheral Pin PB12 (UART, SPI, I2C, ADC)
PIN A1 PC14 - OSC32 IN(4)_
I/O
Multiplexed I/O & Peripheral Pin PC14 - OSC32 IN(4)_ (RTC/CLK)
Design note: PC14 | Add: OSC32_IN
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 12 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: STM32L151RBH6TR (ST · BGA-64)
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
STM32L151RBH6TR (BGA-64) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
STM32L151RBH6TR (BGA-64) - 2. Standard Pinout (Top View)
True package pinout (64 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
STM32L151RBH6TR (BGA-64) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
STM32L151RBH6TR (BGA-64) - 4. Package Dimensions (D×E×A)
BGA-64 · 5.00×5.00mm · Pitch 0.50mmExpand ›
5. Recommended Land PatternLAND PATTERN
STM32L151RBH6TR (BGA-64) - 5. Recommended Land Pattern
IPC-7351B Footprint (64 Pads)Expand ›
6. Application SchematicSCHEMATIC
STM32L151RBH6TR (BGA-64) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (12 figures · Page 1/1)
Showing 1–12 of 12 uncropped original figures for STM32L151 / STM32L152
P33 · p33_fig01EXACT PACKAGE
STM32L151RBH6TR (BGA-64) — Figure 5. STM32L15xRx TFBGA64 ballout
Figure 5. STM32L15xRx TFBGA64 ballout
P109 · p109_fig01EXACT PACKAGE
STM32L151RBH6TR (BGA-64) — Figure 36. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package recommended
Figure 36. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package recommended
P120 · p120_fig01EXACT PACKAGE
STM32L151RBH6TR (BGA-64) — Figure 47. TFBGA64 5 x 5 mm, 0.5 mm pitch, package outline $
Figure 47. TFBGA64 5 x 5 mm, 0.5 mm pitch, package outline $
P121 · p121_fig01EXACT PACKAGE
STM32L151RBH6TR (BGA-64) — Figure 48. TFBGA64, 5 x 5 mm, 0.5 mm pitch, recommended footprint
Figure 48. TFBGA64, 5 x 5 mm, 0.5 mm pitch, recommended footprint
P1 · p01_fig01883×439px
STM32L151RBH6TR (BGA-64) — STM32L151x6/8/B STM32L152x6/8/B Ultra-low-power 32-bit MCU ARM®-based Cortex®-M3, 128KB Flash, 16KB SRAM, 4KB EEPROM, LCD, USB, ADC, DAC | Datasheet - production data | LQFP100 14 × 14 mm | LQFP64 10 × 10 mm | LQFP48 7 × 7 mm | UFBGA100 7 ×
STM32L151x6/8/B STM32L152x6/8/B Ultra-low-power 32-bit MCU ARM®-based Cortex®-M3, 128KB Flash, 16KB SRAM, 4KB EEPROM, LCD, USB, ADC, DAC | Datasheet - production data | LQFP100 14 × 14 mm | LQFP64 10 × 10 mm | LQFP48 7 × 7 mm | UFBGA100 7 ×
P31 · p31_fig011546×1697px
STM32L151RBH6TR (BGA-64) — Figure 3. STM32L15xVx UFBGA100 ballout
Figure 3. STM32L15xVx UFBGA100 ballout
P50 · p50_fig011546×1204px
STM32L151RBH6TR (BGA-64) — Figure 12. Power supply scheme
Figure 12. Power supply scheme
P50 · p50_fig01P50
STM32L151RBH6TR (BGA-64) — Datasheet Page 50 (p50_fig01)
Datasheet Page 50 (p50_fig01)
P51 · p51_fig011546×924px
STM32L151RBH6TR (BGA-64) — Figure 13. Optional LCD power supply scheme
Figure 13. Optional LCD power supply scheme
P51 · p51_fig021540×837px
STM32L151RBH6TR (BGA-64) — Figure 14. Current consumption measurement scheme
Figure 14. Current consumption measurement scheme
P74 · p74_fig011546×555px
STM32L151RBH6TR (BGA-64) — Figure 18. Typical application with a 32.768 kHz crystal
Figure 18. Typical application with a 32.768 kHz crystal
P118 · p118_fig011546×1050px
STM32L151RBH6TR (BGA-64) — Figure 45. UFBGA100 7 x 7 mm, 0.5 mm pitch, package recommended footprint
Figure 45. UFBGA100 7 x 7 mm, 0.5 mm pitch, package recommended footprint

Technical Specifications & Part Details (STM32L151RBH6TR)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Embedded Microcontroller Unit (MCU)
Detailed Overview:STM32L151RBH6TR (BGA-64) is a 64-pin embedded microcontroller unit (mcu) featuring a 5.00 × 5.00 × 1.20 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 1.65 V to 3.6 V supply operation across -40°C to 85°C with integrated USB, UART, SPI, I2C, ADC, DAC, PWM, JTAG / SWD, IrDA, RTC/CLK, SWD/JTAG interfaces.
Operating Supply VoltageV_CC / V_DD
1.65 V to 3.6 V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C to 85°C
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
32 kHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
42 5V-tolerant (FT) pins detected
Package Envelope (D × E × A)D × E × A
5.00 × 5.00 × 1.20 mm (A1=0.30 mm)
Package family: BGA (BGA-64)
Pin Count & Lead PitchN / e
64 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
USB, UART, SPI, I2C, ADC, DAC, PWM, JTAG / SWD, IrDA, RTC/CLK, SWD/JTAG
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Boot Strapping Pin Alert (BOOT0, PB2): Do not force conflicting external pull-ups/pull-downs during POR reset.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol64 auto-grouped pins
OK
IPC-7351B Land Pattern64 pads · Pitch 0.50mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (BGA-64)

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
5.00 × 5.00 mm
Height (A) & Pitch (e)IPC-7351B
A=1.20mm · e=0.50mm
Pad Size (W × L)Level B
0.30 × 0.30 mm
Pins / Total PadsTopology
64P / 64Pad (BGA_GRID)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
BGA-64
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — STM32L151RBH6TR (BGA-64)

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of STM32L151RBH6TR (BGA-64)?

Manufactured by ST, the STM32L151RBH6TR is housed in a BGA-64 package with 64 pins and a 0.50 mm lead pitch, supporting a VCC supply range of 1.65 V to 3.6 V. Key pins include: A1 (PC14 - OSC32 IN(4)_: Multiplexed I/O & Peripheral Pin PC14 - OSC32 IN(4)_ (RTC/CLK)), A2 (PC13 - WKUP2: Multiplexed I/O & Peripheral Pin PC13 - WKUP2 (RTC/CLK)), A3 (PB9: Multiplexed I/O & Peripheral Pin PB9 (I2C)), A4 (PB4: Multiplexed I/O & Peripheral Pin PB4 (SPI, SWD/JTAG)), A5 (PB3: Multiplexed I/O & Peripheral Pin PB3 (SPI, SWD/JTAG)), A6 (PA15: Multiplexed I/O & Peripheral Pin PA15 (SPI, SWD/JTAG)).

What are the IPC-7351B PCB Footprint dimensions for STM32L151RBH6TR?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), STM32L151RBH6TR (BGA-64) has a nominal body envelope of 5.00 × 5.00 mm, pitch e = 0.50 mm, and 64 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for STM32L151RBH6TR?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for STM32L151RBH6TR (ST, BGA-64) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (64 pins) & STM32L151 / STM32L152 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
A1PC14 - OSC32 IN(4)_Digital_IOSignal terminal PC14 - OSC32 IN(4)_ (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC14 - OSC32 IN(4)_. Supported peripheral buses: RTC/CLK.
A2PC13 - WKUP2Digital_IOSignal terminal PC13 - WKUP2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC13 - WKUP2. Supported peripheral buses: RTC/CLK.
A3PB9Digital_IOSignal terminal PB9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SDA. Supported peripheral buses: I2C.
A4PB4Digital_IOSignal terminal PB4 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MISO. Supported peripheral buses: SPI, SWD/JTAG.
A5PB3Digital_IOSignal terminal PB3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_SCK. Supported peripheral buses: SPI, SWD/JTAG.
A6PA15Digital_IOSignal terminal PA15 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_NSS. Supported peripheral buses: SPI, SWD/JTAG.
A7PA14Digital_IOSignal terminal PA14 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA14. Supported peripheral buses: SWD/JTAG.
A8PA13Digital_IOSignal terminal PA13 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA13. Supported peripheral buses: SWD/JTAG.
B1PC15 - OSC32 OUT (4)_Digital_IOSignal terminal PC15 - OSC32 OUT (4)_ (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC15 - OSC32 OUT (4)_. Supported peripheral buses: RTC/CLK.
B2V (3) LCDDigital_IOSignal terminal V (3) LCD (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: V (3) LCD. Supported peripheral buses: General.
B3PB8Digital_IOSignal terminal PB8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SCL. Supported peripheral buses: I2C.
B4BOOT0Digital_IOSignal terminal BOOT0 (I, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: BOOT0. Supported peripheral buses: General.
B5PD2Digital_IOSignal terminal PD2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD2. Supported peripheral buses: General.
B6PC11Digital_IOSignal terminal PC11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC11. Supported peripheral buses: UART.
B7PC10Digital_IOSignal terminal PC10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC10. Supported peripheral buses: UART.
B8PA12Digital_IOSignal terminal PA12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MOSI, USB_DP. Supported peripheral buses: USB, UART, SPI.
C1PH0 - OSC IN(5)_Digital_IOSignal terminal PH0 - OSC IN(5)_ (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PH0 - OSC IN(5)_. Supported peripheral buses: RTC/CLK.
C2VSS_4GND0V electrical ground return terminal (VSS_4) for internal core logic, I/O drivers, and analog sub-blocks.
C3PB7Digital_IOSignal terminal PB7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SDA. Supported peripheral buses: UART, I2C.
C4PB5Digital_IOSignal terminal PB5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SMBA, SPI1_MOSI. Supported peripheral buses: SPI, I2C.
C5PC12Digital_IOSignal terminal PC12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC12. Supported peripheral buses: UART.
C6PA10Digital_IOSignal terminal PA10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA10. Supported peripheral buses: UART.
C7PA9Digital_IOSignal terminal PA9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA9. Supported peripheral buses: UART.
C8PA11Digital_IOSignal terminal PA11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MISO, USB_DM. Supported peripheral buses: USB, UART, SPI.
D1PH1 - OSC_OUTDigital_IOSignal terminal PH1 - OSC_OUT (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PH1 - OSC_OUT. Supported peripheral buses: RTC/CLK.
D2VDD_4Power_InPrimary positive power supply input (VDD_4) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
D3PB6Digital_IOSignal terminal PB6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SCL. Supported peripheral buses: UART, I2C.
D4VSS_3GND0V electrical ground return terminal (VSS_3) for internal core logic, I/O drivers, and analog sub-blocks.
D5VSS_2GND0V electrical ground return terminal (VSS_2) for internal core logic, I/O drivers, and analog sub-blocks.
D6VSS_1GND0V electrical ground return terminal (VSS_1) for internal core logic, I/O drivers, and analog sub-blocks.
D7PA8Digital_IOSignal terminal PA8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA8. Supported peripheral buses: UART, RTC/CLK.
D8PC9Digital_IOSignal terminal PC9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC9. Supported peripheral buses: General.
E1NRSTDigital_IOActive-low hardware reset terminal (NRST): pulling this pin Low resets the processor core and peripherals.
E2PC1Digital_IOSignal terminal PC1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC1. Supported peripheral buses: ADC.
E3PC0Digital_IOSignal terminal PC0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC0. Supported peripheral buses: ADC.
E4VDD_3Power_InPrimary positive power supply input (VDD_3) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
E5VDD_2Power_InPrimary positive power supply input (VDD_2) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
E6VDD_1Power_InPrimary positive power supply input (VDD_1) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
E7PC7Digital_IOSignal terminal PC7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC7. Supported peripheral buses: General.
E8PC8Digital_IOSignal terminal PC8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC8. Supported peripheral buses: General.
F1VSSAGND0V electrical ground return terminal (VSSA) for internal core logic, I/O drivers, and analog sub-blocks.
F2PC2Digital_IOSignal terminal PC2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC2. Supported peripheral buses: ADC.
F3PA2Digital_IOSignal terminal PA2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA2. Supported peripheral buses: UART, ADC.
F4PA5Digital_IOSignal terminal PA5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_SCK. Supported peripheral buses: SPI, ADC, DAC, PWM.
F5PB0Digital_IOSignal terminal PB0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB0. Supported peripheral buses: ADC.
F6PC6Digital_IOSignal terminal PC6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC6. Supported peripheral buses: General.
F7PB15Digital_IOSignal terminal PB15 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MOSI. Supported peripheral buses: SPI, ADC, RTC/CLK.
F8PB14Digital_IOSignal terminal PB14 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MISO. Supported peripheral buses: UART, SPI, ADC, PWM.
G1VREF+AnalogSignal terminal VREF+ (Analog, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: VREF+. Supported peripheral buses: General.
G2PA0WKUP1 -Digital_IOSignal terminal PA0WKUP1 - (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA0WKUP1 -. Supported peripheral buses: UART, ADC, PWM.
G3PA3Digital_IOSignal terminal PA3 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA3. Supported peripheral buses: UART, ADC.
G4PA6Digital_IOSignal terminal PA6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MISO. Supported peripheral buses: SPI, ADC.
G5PB1Digital_IOSignal terminal PB1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB1. Supported peripheral buses: ADC.
G6PB2Digital_IOSignal terminal PB2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB2. Supported peripheral buses: General.
G7PB10Digital_IOSignal terminal PB10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C2_SCL. Supported peripheral buses: UART, I2C.
G8PB13Digital_IOSignal terminal PB13 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_SCK. Supported peripheral buses: UART, SPI, ADC, PWM.
H1VDDAPower_InPrimary positive power supply input (VDDA) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
H2PA1Digital_IOSignal terminal PA1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA1. Supported peripheral buses: UART, ADC.
H3PA4Digital_IOSignal terminal PA4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_NSS. Supported peripheral buses: UART, SPI, ADC, DAC.
H4PA7Digital_IOSignal terminal PA7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MOSI. Supported peripheral buses: SPI, ADC.
H5PC4Digital_IOSignal terminal PC4 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC4. Supported peripheral buses: ADC.
H6PC5Digital_IOSignal terminal PC5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC5. Supported peripheral buses: ADC.
H7PB11Digital_IOSignal terminal PB11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C2_SDA. Supported peripheral buses: UART, I2C.
H8PB12Digital_IOSignal terminal PB12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_NSS, I2C2_SMBA. Supported peripheral buses: UART, SPI, I2C, ADC.
ExplorePartsPackagesMFRsUpload