Mechanical Dimensions & Land Pattern (QFN-44-EP(5x5))
Extracted from Datasheet & IPC-7351B NormalizedRecommended Companion BOM & Drop-In Equivalents
Passive external components per reference schematic and 1:1 pin-compatible alternatives| Designator / Replacement MPN | Value / Package | Function & PCB Layout Rule |
|---|---|---|
| N/A BOM | Per application circuit QFN-44-EP(5x5) | Size power & signal trace widths for rated load current following IPC-2221 clearance rules. |
Technical Frequently Asked Questions (FAQ) — ATMEGA164A-MCHR (QFN-44-EP(5x5))
Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formatsWhat is the Pinout and operating voltage specification of ATMEGA164A-MCHR (QFN-44-EP(5x5))?
Manufactured by MICROCHIP, the ATMEGA164A-MCHR is housed in a QFN-44-EP(5x5) package with 45 pins and a 0.53 mm lead pitch, supporting a VCC supply range of 1.8V - 5.5V. Key pins include: 45 (EP: Exposed Thermal & Ground Pad (EP)), A1 (PB5: Multiplexed I/O & Peripheral Pin PB5 (General)), A2 (PB7: Multiplexed I/O & Peripheral Pin PB7 (General)), A3 (VCC: Power Supply Input (VCC — 1.8V ~ 5.5V VCC)), A4 (XTAL2: Multiplexed I/O & Peripheral Pin XTAL2 (RTC/CLK)), A5 (PD0: Multiplexed I/O & Peripheral Pin PD0 (General)).
What are the IPC-7351B PCB Footprint dimensions for ATMEGA164A-MCHR?
Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), ATMEGA164A-MCHR (QFN-44-EP(5x5)) has a nominal body envelope of 5.00 × 5.00 mm, pitch e = 0.53 mm, and 45 copper pads.
Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for ATMEGA164A-MCHR?
You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for ATMEGA164A-MCHR (MICROCHIP, QFN-44-EP(5x5)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.
Static Reference Appendix: Pinout Table (45 pins) & ATMEGA164A Family VariantsExpand static table
| Pin # | Signal Name | Electrical Type | Functional Description & Design Notes |
|---|---|---|---|
| 45 | EP | GND | Bottom exposed die attach pad (EP) providing primary thermal conduction path to the PCB and low-inductance 0V ground return. |
| A1 | PB5 | Digital_IO | Signal terminal PB5 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PB5. Supported peripheral buses: General. |
| A2 | PB7 | Digital_IO | Signal terminal PB7 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PB7. Supported peripheral buses: General. |
| A3 | VCC | Power_In | Primary positive power supply input (VCC) operating in the 1.8V ~ 5.5V VCC domain (Max rating: 6.0V). |
| A4 | XTAL2 | Digital_IO | Signal terminal XTAL2 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: XTAL2. Supported peripheral buses: RTC/CLK. |
| A5 | PD0 | Digital_IO | Signal terminal PD0 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PD0. Supported peripheral buses: General. |
| A6 | PD2 | Digital_IO | Signal terminal PD2 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PD2. Supported peripheral buses: General. |
| A7 | PD3 | Digital_IO | Signal terminal PD3 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PD3. Supported peripheral buses: General. |
| A8 | PD5 | Digital_IO | Signal terminal PD5 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PD5. Supported peripheral buses: General. |
| A9 | PD7 | Digital_IO | Signal terminal PD7 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PD7. Supported peripheral buses: General. |
| A10 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| A11 | PC1 | Digital_IO | Signal terminal PC1 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PC1. Supported peripheral buses: General. |
| A12 | PC3 | Digital_IO | Signal terminal PC3 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PC3. Supported peripheral buses: General. |
| A13 | PC4 | Digital_IO | Signal terminal PC4 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PC4. Supported peripheral buses: General. |
| A14 | PC6 | Digital_IO | Signal terminal PC6 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PC6. Supported peripheral buses: General. |
| A15 | AVCC | Power_In | Primary positive power supply input (AVCC) operating in the 1.8V ~ 5.5V VCC domain (Max rating: 6.0V). |
| A16 | AREF | Digital_IO | Signal terminal AREF (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: AREF. Supported peripheral buses: ADC. |
| A17 | PA6 | Digital_IO | Signal terminal PA6 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PA6. Supported peripheral buses: General. |
| A18 | PA4 | Digital_IO | Signal terminal PA4 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PA4. Supported peripheral buses: General. |
| A19 | PA3 | Digital_IO | Signal terminal PA3 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PA3. Supported peripheral buses: General. |
| A20 | PA1 | Digital_IO | Signal terminal PA1 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PA1. Supported peripheral buses: General. |
| A21 | VCC | Power_In | Primary positive power supply input (VCC) operating in the 1.8V ~ 5.5V VCC domain (Max rating: 6.0V). |
| A22 | PB0 | Digital_IO | Signal terminal PB0 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PB0. Supported peripheral buses: General. |
| A23 | PB2 | Digital_IO | Signal terminal PB2 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PB2. Supported peripheral buses: General. |
| A24 | PB4 | Digital_IO | Signal terminal PB4 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PB4. Supported peripheral buses: General. |
| B1 | PB6 | Digital_IO | Signal terminal PB6 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PB6. Supported peripheral buses: General. |
| B2 | RESET# | Digital_IO | Active-low hardware reset terminal (RESET#): pulling this pin Low resets the processor core and peripherals. |
| B3 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| B4 | XTAL1 | Digital_IO | Signal terminal XTAL1 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: XTAL1. Supported peripheral buses: RTC/CLK. |
| B5 | PD1 | Digital_IO | Signal terminal PD1 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PD1. Supported peripheral buses: General. |
| B6 | PD4 | Digital_IO | Signal terminal PD4 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PD4. Supported peripheral buses: General. |
| B7 | PD6 | Digital_IO | Signal terminal PD6 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PD6. Supported peripheral buses: General. |
| B8 | VCC | Power_In | Primary positive power supply input (VCC) operating in the 1.8V ~ 5.5V VCC domain (Max rating: 6.0V). |
| B9 | PC0 | Digital_IO | Signal terminal PC0 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PC0. Supported peripheral buses: General. |
| B10 | PC2 | Digital_IO | Signal terminal PC2 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PC2. Supported peripheral buses: General. |
| B11 | PC5 | Digital_IO | Signal terminal PC5 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PC5. Supported peripheral buses: General. |
| B12 | PC7 | Digital_IO | Signal terminal PC7 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PC7. Supported peripheral buses: General. |
| B13 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| B14 | PA7 | Digital_IO | Signal terminal PA7 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PA7. Supported peripheral buses: General. |
| B15 | PA5 | Digital_IO | Signal terminal PA5 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PA5. Supported peripheral buses: General. |
| B16 | PA2 | Digital_IO | Signal terminal PA2 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PA2. Supported peripheral buses: General. |
| B17 | PA0 | Digital_IO | Signal terminal PA0 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PA0. Supported peripheral buses: General. |
| B18 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| B19 | PB1 | Digital_IO | Signal terminal PB1 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PB1. Supported peripheral buses: General. |
| B20 | PB3 | Digital_IO | Signal terminal PB3 (I/O, 1.8V ~ 5.5V VCC domain). Multiplexed alternate functions: PB3. Supported peripheral buses: General. |








