ChipDocs.org
⌘K
2284 PARTSUpload PDF
CH32X035G8U6 (QFN-28(4X4)) — Symbol, Footprint IPC-7351B & 3D STEP Model

CH32X035G8U6

WCHID: C7437027QFN-28(4X4) · 29 Pins · Pitch 0.40mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · CH32X035G8U6 (QFN-28(4X4))1PC15/CC2/T2C2PA16 I/O PA13PA17 I/O PA14PA18 I/O PA15PA19 I/O PA16PA20 I/O PA27PA21 I/O PA28PC0 I/O/A PC9PC1 I/O/A PC10PC2 I/O/A PC11IO612IO713PA23 I/O/A P14PA0 I/O/A PA15IO1729GND28PC14/CC1/T1C27IO4726IO2125IO1424IO1323PB12/T1C4_/T22PA6 I/O/A PA21PA5 I/O/A PA20PA4 I/O/A PA19PC5 I/O PC518PC4 I/O PC417PA3 I/O/A PA16IO18Grid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.825.420.315.210.25.10-5.1-10.2-15.2-20.3-25.4mm
2. 2D FOOTPRINT
1234567891011121314151617181920212223242526272829E=4.00mm · Pitch e=0.40mmD=4.00mm-4-3-2-10123443210-1-2-3-4mm
3. 3D CAD MODEL
Package Body: 4.00mm × 4.00mm · Pitch: 0.40mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (29/29)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1PC15/CC2/T2C3_/T1ET_I/OMultiplexed I/O & Peripheral Pin PC15/CC2/T2C3_/T1ET_ (General)
2PA16 I/O PA16I/OMultiplexed I/O & Peripheral Pin PA16 I/O PA16 (General)
3PA17 I/O PA17I/OMultiplexed I/O & Peripheral Pin PA17 I/O PA17 (UART)
4PA18 I/O PA18I/OMultiplexed I/O & Peripheral Pin PA18 I/O PA18 (General)
5PA19 I/O PA19I/OMultiplexed I/O & Peripheral Pin PA19 I/O PA19 (General)
6PA20 I/O PA20I/OMultiplexed I/O & Peripheral Pin PA20 I/O PA20 (General)
7PA21 I/O PA21I/OMultiplexed I/O & Peripheral Pin PA21 I/O PA21 (UART)
8PC0 I/O/A PC0I/OMultiplexed I/O & Peripheral Pin PC0 I/O/A PC0 (General)
9PC1 I/O/A PC1I/OMultiplexed I/O & Peripheral Pin PC1 I/O/A PC1 (General)
10PC2 I/O/A PC2I/OMultiplexed I/O & Peripheral Pin PC2 I/O/A PC2 (UART)
11IO6I/OGPIO6 / RTC_GPIO6 / TOUCH6 / ADC1_CH5
12IO7I/OGPIO7 / RTC_GPIO7 / TOUCH7 / ADC1_CH6
13PA23 I/O/A PA23I/OMultiplexed I/O & Peripheral Pin PA23 I/O/A PA23 (General)
14PA0 I/O/A PA0I/OMultiplexed I/O & Peripheral Pin PA0 I/O/A PA0 (UART)
15IO17I/OGPIO17 / RTC_GPIO17 / U1TXD / ADC2_CH6
16IO18I/OGPIO18 / RTC_GPIO18 / U1RXD / ADC2_CH7 / CLK_OUT3
17PA3 I/O/A PA3I/OMultiplexed I/O & Peripheral Pin PA3 I/O/A PA3 (UART)
18PC4 I/O PC4I/OMultiplexed I/O & Peripheral Pin PC4 I/O PC4 (General)
19PC5 I/O PC5I/OMultiplexed I/O & Peripheral Pin PC5 I/O PC5 (SPI)
20PA4 I/O/A PA4I/OMultiplexed I/O & Peripheral Pin PA4 I/O/A PA4 (UART)
21PA5 I/O/A PA5I/OMultiplexed I/O & Peripheral Pin PA5 I/O/A PA5 (UART, SPI)
22PA6 I/O/A PA6I/OMultiplexed I/O & Peripheral Pin PA6 I/O/A PA6 (UART, SPI)
23PB12/T1C4_/T2C2N_I/OMultiplexed I/O & Peripheral Pin PB12/T1C4_/T2C2N_ (General)
24IO13I/OGPIO13 / RTC_GPIO13 / TOUCH13 / ADC2_CH2 / FSPIQ
25IO14I/OGPIO14 / RTC_GPIO14 / TOUCH14 / ADC2_CH3 / FSPIWP
26IO21I/OGPIO21 / RTC_GPIO21
27IO47I/OGPIO47 / SPICLK_P_DIFF / SUBSPICLK_P_DIFF
28PC14/CC1/T1C3_/T2C2_I/OMultiplexed I/O & Peripheral Pin PC14/CC1/T1C3_/T2C2_ (General)
29GNDGNDGround Reference Pin (GND)
PIN 1 PC15/CC2/T2C3_/T1ET_
I/O
Multiplexed I/O & Peripheral Pin PC15/CC2/T2C3_/T1ET_ (General)
Design note: Signal terminal PC15/CC2/T2C3_/T1ET_ (I/O, 2V~5.5V domain). Multiplexed alternate functions: PC15/CC2/T2C3_/T1ET_. Supported peripheral buses: General.
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 8 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: CH32X035G8U6 (WCH · QFN-28(4X4))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
CH32X035G8U6 (QFN-28(4X4)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
CH32X035G8U6 (QFN-28(4X4)) - 2. Standard Pinout (Top View)
True package pinout (29 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
CH32X035G8U6 (QFN-28(4X4)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
CH32X035G8U6 (QFN-28(4X4)) - 4. Package Dimensions (D×E×A)
QFN-28(4X4) · 4.00×4.00mm · Pitch 0.40mmExpand ›
5. Recommended Land PatternLAND PATTERN
CH32X035G8U6 (QFN-28(4X4)) - 5. Recommended Land Pattern
IPC-7351B Footprint (29 Pads)Expand ›
6. Application SchematicSCHEMATIC
CH32X035G8U6 (QFN-28(4X4)) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (8 figures · Page 1/1)
Showing 1–8 of 8 uncropped original figures for CH32X035 / CH32X033
P18 · p18_fig01EXACT PACKAGE
CH32X035G8U6 (QFN-28(4X4)) — V2.2 16
V2.2 16
P2 · p02_fig011815×850px
CH32X035G8U6 (QFN-28(4X4)) — 型号 Code Flash RAM | 通 用 I/O | 高 级 定 时 器 | 通 用 定 时 | 器 | 串 口 | 看 门 狗 | PDUSB | ADC | OPA | 运 放 | CMP 比较 | 器 | 电容 触摸 按键 | SPI | PIOC 单线 接口 | 封装 形式 USB | 主 机 | USB | 设 备 | Type-C Source | Sink | DRP | CH32X035R8T6 62K 20K 60 2 1 4 2 √ √ √ 14+1
型号 Code Flash RAM | 通 用 I/O | 高 级 定 时 器 | 通 用 定 时 | 器 | 串 口 | 看 门 狗 | PDUSB | ADC | OPA | 运 放 | CMP 比较 | 器 | 电容 触摸 按键 | SPI | PIOC 单线 接口 | 封装 形式 USB | 主 机 | USB | 设 备 | Type-C Source | Sink | DRP | CH32X035R8T6 62K 20K 60 2 1 4 2 √ √ √ 14+1
P11 · p11_fig011874×1871px
CH32X035G8U6 (QFN-28(4X4)) — 第2 章 引脚信息
第2 章 引脚信息
P11 · p11_fig01P11
CH32X035G8U6 (QFN-28(4X4)) — Datasheet Page 11 (p11_fig01)
Datasheet Page 11 (p11_fig01)
P18 · p18_fig01P18
CH32X035G8U6 (QFN-28(4X4)) — Datasheet Page 18 (p18_fig01)
Datasheet Page 18 (p18_fig01)
P25 · p25_fig01454×306px
CH32X035G8U6 (QFN-28(4X4)) — 图3-2 电流消耗测量 Electric current measurement
图3-2 电流消耗测量 Electric current measurement
P32 · p32_fig011852×1256px
CH32X035G8U6 (QFN-28(4X4)) — 符号 参数 条件 最小值 典型值 最大值 单位
符号 参数 条件 最小值 典型值 最大值 单位
P32 · p32_fig021852×506px
CH32X035G8U6 (QFN-28(4X4)) — 符号 参数 条件 最小值 典型值 最大值 单位
符号 参数 条件 最小值 典型值 最大值 单位

Technical Specifications & Part Details (CH32X035G8U6)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Standard Electronic & Interconnect Component
Detailed Overview:CH32X035G8U6 (QFN-28(4X4)) is a 28-pin standard electronic & interconnect component featuring a 4.00 × 4.00 × 0.85 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 2V~5.5V supply operation across -40°C ~ +85°C (Industrial Grade) with integrated USB, UART, SPI, I2C, ADC, PWM interfaces.
Operating Supply VoltageV_CC / V_DD
2V~5.5V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
48 MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
4.00 × 4.00 × 0.85 mm (A1=0.03 mm)
Package family: QFN (QFN-28(4X4))
Pin Count & Lead PitchN / e
28 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
USB, UART, SPI, I2C, ADC, PWM
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol29 auto-grouped pins
OK
IPC-7351B Land Pattern29 pads · Pitch 0.40mm
OK
IPC-7525 60% Solder PasteEPAD 2.80×2.80mm windowed grid
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (QFN-28(4X4))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
4.00 × 4.00 mm
Height (A) & Pitch (e)IPC-7351B
A=0.85mm · e=0.40mm
Pad Size (W × L)Level B
0.28 × 0.80 mm
Pins / Total PadsTopology
29P / 29Pad (QUAD_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
QFN-28(4X4)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — CH32X035G8U6 (QFN-28(4X4))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of CH32X035G8U6 (QFN-28(4X4))?

Manufactured by WCH, the CH32X035G8U6 is housed in a QFN-28(4X4) package with 29 pins and a 0.40 mm lead pitch, supporting a VCC supply range of 2V~5.5V. Key pins include: 1 (PC15/CC2/T2C3_/T1ET_: Multiplexed I/O & Peripheral Pin PC15/CC2/T2C3_/T1ET_ (General)), 2 (PA16 I/O PA16: Multiplexed I/O & Peripheral Pin PA16 I/O PA16 (General)), 3 (PA17 I/O PA17: Multiplexed I/O & Peripheral Pin PA17 I/O PA17 (UART)), 4 (PA18 I/O PA18: Multiplexed I/O & Peripheral Pin PA18 I/O PA18 (General)), 5 (PA19 I/O PA19: Multiplexed I/O & Peripheral Pin PA19 I/O PA19 (General)), 6 (PA20 I/O PA20: Multiplexed I/O & Peripheral Pin PA20 I/O PA20 (General)).

What are the IPC-7351B PCB Footprint dimensions for CH32X035G8U6?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), CH32X035G8U6 (QFN-28(4X4)) has a nominal body envelope of 4.00 × 4.00 mm, pitch e = 0.40 mm, and 29 copper pads plus a central exposed thermal pad (EPAD) of 2.80 × 2.80 mm with a 60% IPC-7525 windowed solder paste grid.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for CH32X035G8U6?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for CH32X035G8U6 (WCH, QFN-28(4X4)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (29 pins) & CH32X035 / CH32X033 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1PC15/CC2/T2C3_/T1ET_Digital_IOSignal terminal PC15/CC2/T2C3_/T1ET_ (I/O, 2V~5.5V domain). Multiplexed alternate functions: PC15/CC2/T2C3_/T1ET_. Supported peripheral buses: General.
2PA16 I/O PA16Digital_IOSignal terminal PA16 I/O PA16 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PA16 I/O PA16. Supported peripheral buses: General.
3PA17 I/O PA17Digital_IOSignal terminal PA17 I/O PA17 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PA17 I/O PA17. Supported peripheral buses: UART.
4PA18 I/O PA18Digital_IOSignal terminal PA18 I/O PA18 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PA18 I/O PA18. Supported peripheral buses: General.
5PA19 I/O PA19Digital_IOSignal terminal PA19 I/O PA19 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PA19 I/O PA19. Supported peripheral buses: General.
6PA20 I/O PA20Digital_IOSignal terminal PA20 I/O PA20 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PA20 I/O PA20. Supported peripheral buses: General.
7PA21 I/O PA21Digital_IOSignal terminal PA21 I/O PA21 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PA21 I/O PA21. Supported peripheral buses: UART.
8PC0 I/O/A PC0Digital_IOSignal terminal PC0 I/O/A PC0 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PC0 I/O/A PC0. Supported peripheral buses: General.
9PC1 I/O/A PC1Digital_IOSignal terminal PC1 I/O/A PC1 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PC1 I/O/A PC1. Supported peripheral buses: General.
10PC2 I/O/A PC2Digital_IOSignal terminal PC2 I/O/A PC2 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PC2 I/O/A PC2. Supported peripheral buses: UART.
11IO6Digital_IOGPIO6 / RTC_GPIO6 / TOUCH6 / ADC1_CH5
12IO7Digital_IOGPIO7 / RTC_GPIO7 / TOUCH7 / ADC1_CH6
13PA23 I/O/A PA23Digital_IOSignal terminal PA23 I/O/A PA23 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PA23 I/O/A PA23. Supported peripheral buses: General.
14PA0 I/O/A PA0Digital_IOSignal terminal PA0 I/O/A PA0 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PA0 I/O/A PA0. Supported peripheral buses: UART.
15IO17Digital_IOGPIO17 / RTC_GPIO17 / U1TXD / ADC2_CH6
16IO18Digital_IOGPIO18 / RTC_GPIO18 / U1RXD / ADC2_CH7 / CLK_OUT3
17PA3 I/O/A PA3Digital_IOSignal terminal PA3 I/O/A PA3 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PA3 I/O/A PA3. Supported peripheral buses: UART.
18PC4 I/O PC4Digital_IOSignal terminal PC4 I/O PC4 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PC4 I/O PC4. Supported peripheral buses: General.
19PC5 I/O PC5Digital_IOSignal terminal PC5 I/O PC5 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PC5 I/O PC5. Supported peripheral buses: SPI.
20PA4 I/O/A PA4Digital_IOSignal terminal PA4 I/O/A PA4 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PA4 I/O/A PA4. Supported peripheral buses: UART.
21PA5 I/O/A PA5Digital_IOSignal terminal PA5 I/O/A PA5 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PA5 I/O/A PA5. Supported peripheral buses: UART, SPI.
22PA6 I/O/A PA6Digital_IOSignal terminal PA6 I/O/A PA6 (I/O, 2V~5.5V domain). Multiplexed alternate functions: PA6 I/O/A PA6. Supported peripheral buses: UART, SPI.
23PB12/T1C4_/T2C2N_Digital_IOSignal terminal PB12/T1C4_/T2C2N_ (I/O, 2V~5.5V domain). Multiplexed alternate functions: PB12/T1C4_/T2C2N_. Supported peripheral buses: General.
24IO13Digital_IOGPIO13 / RTC_GPIO13 / TOUCH13 / ADC2_CH2 / FSPIQ
25IO14Digital_IOGPIO14 / RTC_GPIO14 / TOUCH14 / ADC2_CH3 / FSPIWP
26IO21Digital_IOGPIO21 / RTC_GPIO21
27IO47Digital_IOGPIO47 / SPICLK_P_DIFF / SUBSPICLK_P_DIFF
28PC14/CC1/T1C3_/T2C2_Digital_IOSignal terminal PC14/CC1/T1C3_/T2C2_ (I/O, 2V~5.5V domain). Multiplexed alternate functions: PC14/CC1/T1C3_/T2C2_. Supported peripheral buses: General.
29GNDGND0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks.
ExplorePartsPackagesMFRsUpload