ChipDocs.org
⌘K
2284 PARTSUpload PDF
C7215761 (HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1) — Symbol, Footprint IPC-7351B & 3D STEP Model

C7215761

SemiconductorHVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1 · 49 Pins · Pitch 0.50mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · C7215761 (HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1)1VDDAH2TXRXP_A3TXRXM_A4VDDAL5TXRXP_B6TXRXM_B7TXRXP_C8TXRXM_C9VDDAL10TXRXP_D11TXRXM_D12VDDAH13IO1514IO1615IO1716IO1817VDDIO18IO1919TXD020TXD121TXD222TXD323VDD24VDDIO25TXC49EP48ISET47VDDAL_PLL46XI45XO44LDO_O43RESET_N42IO4241VDDIO40VDD39INT_N/GPIO538MDIO37MDC36RXC/MODE435VDDIO34RX_CTL/CLK1233RXD0/MODE032RXD1/MODE131VDD30RXD2/MODE229RXD3/MODE328VDDIO27VDD26TX_CTLGrid Pitch = 2.54mm (IEEE-315)-15.2-10.2-5.105.110.215.238.133.027.922.917.812.77.62.5-2.5-7.6-12.7-17.8-22.9-27.9-33.0-38.1mm
2. 2D FOOTPRINT
12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849E=7.00mm · Pitch e=0.50mmD=7.00mm-6-5-4-3-2-101234566543210-1-2-3-4-5-6mm
3. 3D CAD MODEL
Package Body: 7.00mm × 7.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (49/49)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1VDDAHPowerPower Supply Input (VDDAH — 3.3V / 5.0V Standard Logic)
2TXRXP_AI/OMultiplexed I/O & Peripheral Pin TXRXP_A (General)
3TXRXM_AI/OMultiplexed I/O & Peripheral Pin TXRXM_A (General)
4VDDALPowerPower Supply Input (VDDAL — 3.3V / 5.0V Standard Logic)
5TXRXP_BI/OMultiplexed I/O & Peripheral Pin TXRXP_B (General)
6TXRXM_BI/OMultiplexed I/O & Peripheral Pin TXRXM_B (General)
7TXRXP_CI/OMultiplexed I/O & Peripheral Pin TXRXP_C (General)
8TXRXM_CI/OMultiplexed I/O & Peripheral Pin TXRXM_C (General)
9VDDALPowerPower Supply Input (VDDAL — 3.3V / 5.0V Standard Logic)
10TXRXP_DI/OMultiplexed I/O & Peripheral Pin TXRXP_D (General)
11TXRXM_DI/OMultiplexed I/O & Peripheral Pin TXRXM_D (General)
12VDDAHPowerPower Supply Input (VDDAH — 3.3V / 5.0V Standard Logic)
13IO15I/OGPIO15 / RTC_GPIO15 / U0RTS / ADC2_CH4 / XTAL_32K_P
14IO16I/OGPIO16 / RTC_GPIO16 / U0CTS / ADC2_CH5 / XTAL_32K_N
15IO17I/OGPIO17 / RTC_GPIO17 / U1TXD / ADC2_CH6
16IO18I/OGPIO18 / RTC_GPIO18 / U1RXD / ADC2_CH7 / CLK_OUT3
17VDDIOPowerPower Supply Input (VDDIO — 3.3V / 5.0V Standard Logic)
18IO19I/OGPIO19 / RTC_GPIO19 / USB_D- / U1RTS / ADC2_CH8
19TXD0I/OMultiplexed I/O & Peripheral Pin TXD0 (UART)
20TXD1I/OMultiplexed I/O & Peripheral Pin TXD1 (UART)
21TXD2I/OMultiplexed I/O & Peripheral Pin TXD2 (UART)
22TXD3I/OMultiplexed I/O & Peripheral Pin TXD3 (UART)
23VDDPowerPower Supply Input (VDD — 3.3V / 5.0V Standard Logic)
24VDDIOPowerPower Supply Input (VDDIO — 3.3V / 5.0V Standard Logic)
25TXCI/OMultiplexed I/O & Peripheral Pin TXC (General)
26TX_CTLI/OMultiplexed I/O & Peripheral Pin TX_CTL (General)
27VDDPowerPower Supply Input (VDD — 3.3V / 5.0V Standard Logic)
28VDDIOPowerPower Supply Input (VDDIO — 3.3V / 5.0V Standard Logic)
29RXD3/MODE3I/OMultiplexed I/O & Peripheral Pin RXD3/MODE3 (UART)
30RXD2/MODE2I/OMultiplexed I/O & Peripheral Pin RXD2/MODE2 (UART)
31VDDPowerPower Supply Input (VDD — 3.3V / 5.0V Standard Logic)
32RXD1/MODE1I/OMultiplexed I/O & Peripheral Pin RXD1/MODE1 (UART)
33RXD0/MODE0I/OMultiplexed I/O & Peripheral Pin RXD0/MODE0 (UART)
34RX_CTL/CLK125_ENI/OMultiplexed I/O & Peripheral Pin RX_CTL/CLK125_EN (General)
35VDDIOPowerPower Supply Input (VDDIO — 3.3V / 5.0V Standard Logic)
36RXC/MODE4I/OMultiplexed I/O & Peripheral Pin RXC/MODE4 (General)
37MDCI/OMultiplexed I/O & Peripheral Pin MDC (General)
38MDIOI/OMultiplexed I/O & Peripheral Pin MDIO (General)
39INT_N/GPIO5I/OMultiplexed I/O & Peripheral Pin INT_N/GPIO5 (General)
40VDDPowerPower Supply Input (VDD — 3.3V / 5.0V Standard Logic)
41VDDIOPowerPower Supply Input (VDDIO — 3.3V / 5.0V Standard Logic)
42IO42I/OGeneral Purpose Digital I/O Pin IO42
43RESET_NISystem Enable & Hardware Reset (RESET_N)
44LDO_OI/OMultiplexed I/O & Peripheral Pin LDO_O (General)
45XOI/OMultiplexed I/O & Peripheral Pin XO (RTC/CLK)
46XII/OMultiplexed I/O & Peripheral Pin XI (RTC/CLK)
47VDDAL_PLLPowerPower Supply Input (VDDAL_PLL — 3.3V / 5.0V Standard Logic)
48ISETI/OMultiplexed I/O & Peripheral Pin ISET (General)
49EPGNDExposed Thermal & Ground Pad (EP)
PIN 1 VDDAH
Power
Power Supply Input (VDDAH — 3.3V / 5.0V Standard Logic)
Design note: Primary positive power supply input (VDDAH) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: C7215761 (Semiconductor · HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1)
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
C7215761 (HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
C7215761 (HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1) - 2. Standard Pinout (Top View)
True package pinout (49 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
C7215761 (HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
C7215761 (HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1) - 4. Package Dimensions (D×E×A)
HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1 · 7.00×7.00mm · Pitch 0.50mmExpand ›
5. Recommended Land PatternLAND PATTERN
C7215761 (HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1) - 5. Recommended Land Pattern
IPC-7351B Footprint (49 Pads)Expand ›
6. Application SchematicSCHEMATIC
C7215761 (HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1) - 6. Application Schematic
Typical Application SchematicExpand ›

Technical Specifications & Part Details (C7215761)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Standard Electronic & Interconnect Component
Detailed Overview:C7215761 (HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1) is a 48-pin standard electronic & interconnect component featuring a 7.00 × 7.00 × 0.85 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 1.8V ~ 5.5V (Theo Datasheet) supply operation across -40°C ~ +85°C (Industrial Grade) with integrated RTC/CLK, UART interfaces.
Operating Supply VoltageV_CC / V_DD
1.8V ~ 5.5V (Theo Datasheet)
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
DC / Broadband Passive
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
7.00 × 7.00 × 0.85 mm (A1=0.03 mm)
Package family: QFN (HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1)
Pin Count & Lead PitchN / e
48 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
RTC/CLK, UART
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol49 auto-grouped pins
OK
IPC-7351B Land Pattern49 pads · Pitch 0.50mm
OK
IPC-7525 60% Solder PasteEPAD 5.10×5.10mm windowed grid
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1)

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
7.00 × 7.00 mm
Height (A) & Pitch (e)IPC-7351B
A=0.85mm · e=0.50mm
Pad Size (W × L)Level B
0.28 × 0.80 mm
Pins / Total PadsTopology
49P / 49Pad (QUAD_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — C7215761 (HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1)

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of C7215761 (HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1)?

Manufactured by Semiconductor, the C7215761 is housed in a HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1 package with 49 pins and a 0.50 mm lead pitch. Key pins include: 1 (VDDAH: Power Supply Input (VDDAH — 3.3V / 5.0V Standard Logic)), 2 (TXRXP_A: Multiplexed I/O & Peripheral Pin TXRXP_A (General)), 3 (TXRXM_A: Multiplexed I/O & Peripheral Pin TXRXM_A (General)), 4 (VDDAL: Power Supply Input (VDDAL — 3.3V / 5.0V Standard Logic)), 5 (TXRXP_B: Multiplexed I/O & Peripheral Pin TXRXP_B (General)), 6 (TXRXM_B: Multiplexed I/O & Peripheral Pin TXRXM_B (General)).

What are the IPC-7351B PCB Footprint dimensions for C7215761?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), C7215761 (HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1) has a nominal body envelope of 7.00 × 7.00 mm, pitch e = 0.50 mm, and 49 copper pads plus a central exposed thermal pad (EPAD) of 5.10 × 5.10 mm with a 60% IPC-7525 windowed solder paste grid.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for C7215761?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for C7215761 (Semiconductor, HVQFN-48_L7.0-W7.0-P0.50-TL-EP5.1) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (49 pins) & C7215761 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1VDDAHPower_InPrimary positive power supply input (VDDAH) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
2TXRXP_ADigital_IOSignal terminal TXRXP_A (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TXRXP_A. Supported peripheral buses: General.
3TXRXM_ADigital_IOSignal terminal TXRXM_A (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TXRXM_A. Supported peripheral buses: General.
4VDDALPower_InPrimary positive power supply input (VDDAL) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
5TXRXP_BDigital_IOSignal terminal TXRXP_B (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TXRXP_B. Supported peripheral buses: General.
6TXRXM_BDigital_IOSignal terminal TXRXM_B (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TXRXM_B. Supported peripheral buses: General.
7TXRXP_CDigital_IOSignal terminal TXRXP_C (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TXRXP_C. Supported peripheral buses: General.
8TXRXM_CDigital_IOSignal terminal TXRXM_C (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TXRXM_C. Supported peripheral buses: General.
9VDDALPower_InPrimary positive power supply input (VDDAL) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
10TXRXP_DDigital_IOSignal terminal TXRXP_D (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TXRXP_D. Supported peripheral buses: General.
11TXRXM_DDigital_IOSignal terminal TXRXM_D (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TXRXM_D. Supported peripheral buses: General.
12VDDAHPower_InPrimary positive power supply input (VDDAH) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
13IO15Digital_IOGPIO15 / RTC_GPIO15 / U0RTS / ADC2_CH4 / XTAL_32K_P
14IO16Digital_IOGPIO16 / RTC_GPIO16 / U0CTS / ADC2_CH5 / XTAL_32K_N
15IO17Digital_IOGPIO17 / RTC_GPIO17 / U1TXD / ADC2_CH6
16IO18Digital_IOGPIO18 / RTC_GPIO18 / U1RXD / ADC2_CH7 / CLK_OUT3
17VDDIOPower_InPrimary positive power supply input (VDDIO) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
18IO19Digital_IOGPIO19 / RTC_GPIO19 / USB_D- / U1RTS / ADC2_CH8
19TXD0Digital_IOSignal terminal TXD0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TXD0. Supported peripheral buses: UART.
20TXD1Digital_IOSignal terminal TXD1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TXD1. Supported peripheral buses: UART.
21TXD2Digital_IOSignal terminal TXD2 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TXD2. Supported peripheral buses: UART.
22TXD3Digital_IOSignal terminal TXD3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TXD3. Supported peripheral buses: UART.
23VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
24VDDIOPower_InPrimary positive power supply input (VDDIO) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
25TXCDigital_IOSignal terminal TXC (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TXC. Supported peripheral buses: General.
26TX_CTLDigital_IOSignal terminal TX_CTL (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: TX_CTL. Supported peripheral buses: General.
27VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
28VDDIOPower_InPrimary positive power supply input (VDDIO) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
29RXD3/MODE3Digital_IOSignal terminal RXD3/MODE3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: RXD3/MODE3. Supported peripheral buses: UART.
30RXD2/MODE2Digital_IOSignal terminal RXD2/MODE2 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: RXD2/MODE2. Supported peripheral buses: UART.
31VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
32RXD1/MODE1Digital_IOSignal terminal RXD1/MODE1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: RXD1/MODE1. Supported peripheral buses: UART.
33RXD0/MODE0Digital_IOSignal terminal RXD0/MODE0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: RXD0/MODE0. Supported peripheral buses: UART.
34RX_CTL/CLK125_ENDigital_IOSignal terminal RX_CTL/CLK125_EN (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: RX_CTL/CLK125_EN. Supported peripheral buses: General.
35VDDIOPower_InPrimary positive power supply input (VDDIO) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
36RXC/MODE4Digital_IOSignal terminal RXC/MODE4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: RXC/MODE4. Supported peripheral buses: General.
37MDCDigital_IOSignal terminal MDC (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: MDC. Supported peripheral buses: General.
38MDIODigital_IOSignal terminal MDIO (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: MDIO. Supported peripheral buses: General.
39INT_N/GPIO5Digital_IOSignal terminal INT_N/GPIO5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: INT_N/GPIO5. Supported peripheral buses: General.
40VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
41VDDIOPower_InPrimary positive power supply input (VDDIO) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
42IO42Digital_IOGeneral Purpose Digital I/O Pin IO42
43RESET_NDigital_IOActive-low hardware reset terminal (RESET_N): pulling this pin Low resets the processor core and peripherals.
44LDO_ODigital_IOSignal terminal LDO_O (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: LDO_O. Supported peripheral buses: General.
45XODigital_IOSignal terminal XO (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: XO. Supported peripheral buses: RTC/CLK.
46XIDigital_IOSignal terminal XI (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: XI. Supported peripheral buses: RTC/CLK.
47VDDAL_PLLPower_InPrimary positive power supply input (VDDAL_PLL) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
48ISETDigital_IOSignal terminal ISET (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: ISET. Supported peripheral buses: General.
49EPGNDBottom exposed die attach pad (EP) providing primary thermal conduction path to the PCB and low-inductance 0V ground return.
ExplorePartsPackagesMFRsUpload