Mechanical Dimensions & Land Pattern (UFBGA-169_L7.0-W7.0-R13-C13-P0.50-BL)
Extracted from Datasheet & IPC-7351B NormalizedRecommended Companion BOM & Drop-In Equivalents
Passive external components per reference schematic and 1:1 pin-compatible alternatives| Designator / Replacement MPN | Value / Package | Function & PCB Layout Rule |
|---|---|---|
| N/A BOM | Per application circuit UFBGA-169_L7.0-W7.0-R13-C13-P0.50-BL | Size power & signal trace widths for rated load current following IPC-2221 clearance rules. |
Technical Frequently Asked Questions (FAQ) — C6689610 (UFBGA-169_L7.0-W7.0-R13-C13-P0.50-BL)
Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formatsWhat is the Pinout and operating voltage specification of C6689610 (UFBGA-169_L7.0-W7.0-R13-C13-P0.50-BL)?
Manufactured by Semiconductor, the C6689610 is housed in a UFBGA-169_L7.0-W7.0-R13-C13-P0.50-BL package with 169 pins and a 0.50 mm lead pitch. Key pins include: A1 (PE2: Multiplexed I/O & Peripheral Pin PE2 (General)), A2 (PI6: Multiplexed I/O & Peripheral Pin PI6 (General)), A3 (VDD: Power Supply Input (VDD — 3.3V / 5.0V Standard Logic)), A4 (VDD11: Power Supply Input (VDD11 — 3.3V / 5.0V Standard Logic)), A5 (PG15: Multiplexed I/O & Peripheral Pin PG15 (General)), A6 (VDDIO2: Power Supply Input (VDDIO2 — 3.3V / 5.0V Standard Logic)).
What are the IPC-7351B PCB Footprint dimensions for C6689610?
Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), C6689610 (UFBGA-169_L7.0-W7.0-R13-C13-P0.50-BL) has a nominal body envelope of 7.00 × 7.00 mm, pitch e = 0.50 mm, and 169 copper pads.
Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for C6689610?
You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for C6689610 (Semiconductor, UFBGA-169_L7.0-W7.0-R13-C13-P0.50-BL) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.
Static Reference Appendix: Pinout Table (169 pins) & STM32U585 Family VariantsExpand static table
| Pin # | Signal Name | Electrical Type | Functional Description & Design Notes |
|---|---|---|---|
| A1 | PE2 | Digital_IO | Signal terminal PE2 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PE2. Supported peripheral buses: General. |
| A2 | PI6 | Digital_IO | Signal terminal PI6 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PI6. Supported peripheral buses: General. |
| A3 | VDD | Power_In | Primary positive power supply input (VDD) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V). |
| A4 | VDD11 | Power_In | Primary positive power supply input (VDD11) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V). |
| A5 | PG15 | Digital_IO | Signal terminal PG15 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PG15. Supported peripheral buses: General. |
| A6 | VDDIO2 | Power_In | Primary positive power supply input (VDDIO2) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V). |
| A7 | PG9 | Digital_IO | Signal terminal PG9 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PG9. Supported peripheral buses: General. |
| A8 | VDD | Power_In | Primary positive power supply input (VDD) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V). |
| A9 | PC11 | Digital_IO | Signal terminal PC11 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC11. Supported peripheral buses: General. |
| A10 | PA15 | Digital_IO | Signal terminal PA15 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA15. Supported peripheral buses: General. |
| A11 | VDD | Power_In | Primary positive power supply input (VDD) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V). |
| A12 | PI1 | Digital_IO | Signal terminal PI1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PI1. Supported peripheral buses: General. |
| A13 | PH15 | Digital_IO | Signal terminal PH15 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PH15. Supported peripheral buses: General. |
| B1 | VDD | Power_In | Primary positive power supply input (VDD) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V). |
| B2 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
| B3 | PI5 | Digital_IO | Signal terminal PI5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PI5. Supported peripheral buses: General. |
| B4 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
| B5 | PB6 | Digital_IO | Signal terminal PB6 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB6. Supported peripheral buses: General. |
| B6 | PB4 | Digital_IO | Signal terminal PB4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB4. Supported peripheral buses: General. |
| B7 | PD6 | Digital_IO | Signal terminal PD6 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PD6. Supported peripheral buses: General. |
| B8 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
| B9 | PD0 | Digital_IO | Signal terminal PD0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PD0. Supported peripheral buses: General. |
| B10 | PI4 | Digital_IO | Signal terminal PI4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PI4. Supported peripheral buses: General. |
| B11 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
| B12 | PI0 | Digital_IO | Signal terminal PI0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PI0. Supported peripheral buses: General. |
| B13 | PH12 | Digital_IO | Signal terminal PH12 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PH12. Supported peripheral buses: General. |
| C1 | VBAT | Power_In | Primary positive power supply input (VBAT) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V). |
| C2 | PE4 | Digital_IO | Signal terminal PE4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PE4. Supported peripheral buses: General. |
| C3 | PI7 | Digital_IO | Signal terminal PI7 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PI7. Supported peripheral buses: General. |
| C4 | PE1 | Digital_IO | Signal terminal PE1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PE1. Supported peripheral buses: General. |
| C5 | PH3-BOOT0 | Digital_IO | Signal terminal PH3-BOOT0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PH3-BOOT0. Supported peripheral buses: General. |
| C6 | PB5 | Digital_IO | Signal terminal PB5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB5. Supported peripheral buses: General. |
| C7 | PG10 | Digital_IO | Signal terminal PG10 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PG10. Supported peripheral buses: General. |
| C8 | PD4 | Digital_IO | Signal terminal PD4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PD4. Supported peripheral buses: General. |
| C9 | PC10 | Digital_IO | Signal terminal PC10 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC10. Supported peripheral buses: General. |
| C10 | PA14 | Digital_IO | Signal terminal PA14 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA14. Supported peripheral buses: General. |
| C11 | PH14 | Digital_IO | Signal terminal PH14 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PH14. Supported peripheral buses: General. |
| C12 | PH13 | Digital_IO | Signal terminal PH13 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PH13. Supported peripheral buses: General. |
| C13 | PH10 | Digital_IO | Signal terminal PH10 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PH10. Supported peripheral buses: General. |
| D1 | PC14-OSC32_IN | Digital_IO | Signal terminal PC14-OSC32_IN (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC14-OSC32_IN. Supported peripheral buses: RTC/CLK. |
| D2 | PE5 | Digital_IO | Signal terminal PE5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PE5. Supported peripheral buses: General. |
| D3 | PE3 | Digital_IO | Signal terminal PE3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PE3. Supported peripheral buses: General. |
| D4 | PE0 | Digital_IO | Signal terminal PE0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PE0. Supported peripheral buses: General. |
| D5 | PB9 | Digital_IO | Signal terminal PB9 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB9. Supported peripheral buses: General. |
| D6 | PB3 | Digital_IO | Signal terminal PB3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB3. Supported peripheral buses: General. |
| D7 | PD7 | Digital_IO | Signal terminal PD7 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PD7. Supported peripheral buses: General. |
| D8 | PD3 | Digital_IO | Signal terminal PD3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PD3. Supported peripheral buses: General. |
| D9 | PH11 | Digital_IO | Signal terminal PH11 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PH11. Supported peripheral buses: General. |
| D10 | PI3 | Digital_IO | Signal terminal PI3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PI3. Supported peripheral buses: General. |
| D11 | PI2 | Digital_IO | Signal terminal PI2 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PI2. Supported peripheral buses: General. |
| D12 | PH8 | Digital_IO | Signal terminal PH8 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PH8. Supported peripheral buses: General. |
| D13 | VDD | Power_In | Primary positive power supply input (VDD) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V). |
| E1 | PC15-OSC32_OUT | Digital_IO | Signal terminal PC15-OSC32_OUT (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC15-OSC32_OUT. Supported peripheral buses: RTC/CLK. |
| E2 | PF0 | Digital_IO | Signal terminal PF0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PF0. Supported peripheral buses: General. |
| E3 | PC13 | Digital_IO | Signal terminal PC13 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC13. Supported peripheral buses: General. |
| E4 | PE6 | Digital_IO | Signal terminal PE6 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PE6. Supported peripheral buses: General. |
| E5 | PB8 | Digital_IO | Signal terminal PB8 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB8. Supported peripheral buses: General. |
| E6 | PG12 | Digital_IO | Signal terminal PG12 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PG12. Supported peripheral buses: General. |
| E7 | PD5 | Digital_IO | Signal terminal PD5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PD5. Supported peripheral buses: General. |
| E8 | PC12 | Digital_IO | Signal terminal PC12 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC12. Supported peripheral buses: General. |
| E9 | PH9 | Digital_IO | Signal terminal PH9 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PH9. Supported peripheral buses: General. |
| E10 | PH4 | Digital_IO | Signal terminal PH4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PH4. Supported peripheral buses: General. |
| E11 | PH6 | Digital_IO | Signal terminal PH6 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PH6. Supported peripheral buses: General. |
| E12 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
