Mechanical Dimensions & Land Pattern (SOIC-8)
Extracted from Datasheet & IPC-7351B NormalizedRecommended Companion BOM & Drop-In Equivalents
Passive external components per reference schematic and 1:1 pin-compatible alternatives| Designator / Replacement MPN | Value / Package | Function & PCB Layout Rule |
|---|---|---|
| N/A BOM | Per application circuit SOIC-8 | Size power & signal trace widths for rated load current following IPC-2221 clearance rules. |
Technical Frequently Asked Questions (FAQ) — MIC5013YM-TR (SOIC-8)
Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formatsWhat is the Pinout and operating voltage specification of MIC5013YM-TR (SOIC-8)?
Manufactured by MICROCHIP, the MIC5013YM-TR is housed in a SOIC-8 package with 8 pins and a 1.27 mm lead pitch, supporting a VCC supply range of 7 –0.5V. Key pins include: 1 (Input: Multiplexed I/O & Peripheral Pin Input (General)), 2 (Threshold: Multiplexed I/O & Peripheral Pin Threshold (General)), 3 (Sense: Multiplexed I/O & Peripheral Pin Sense (General)), 4 (Source: Multiplexed I/O & Peripheral Pin Source (CAN)), 5 (Ground: Multiplexed I/O & Peripheral Pin Ground (General)), 6 (Gate: Multiplexed I/O & Peripheral Pin Gate (General)).
What are the IPC-7351B PCB Footprint dimensions for MIC5013YM-TR?
Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), MIC5013YM-TR (SOIC-8) has a nominal body envelope of 3.90 × 4.90 mm, pitch e = 1.27 mm, and 8 copper pads.
Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for MIC5013YM-TR?
You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for MIC5013YM-TR (MICROCHIP, SOIC-8) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.
Static Reference Appendix: Pinout Table (8 pins) & MIC5013 Family VariantsExpand static table
| Pin # | Signal Name | Electrical Type | Functional Description & Design Notes |
|---|---|---|---|
| 1 | Input | Digital_IO | Signal terminal Input (I/O, 7 –0.5V domain). Multiplexed alternate functions: Input. Supported peripheral buses: General. |
| 2 | Threshold | Analog | Signal terminal Threshold (Analog, 7 –0.5V domain). Multiplexed alternate functions: Threshold. Supported peripheral buses: General. |
| 3 | Sense | Digital_IO | Signal terminal Sense (I/O, 7 –0.5V domain). Multiplexed alternate functions: Sense. Supported peripheral buses: General. |
| 4 | Source | Digital_IO | Signal terminal Source (I/O, 7 –0.5V domain). Multiplexed alternate functions: Source. Supported peripheral buses: CAN. |
| 5 | Ground | Digital_IO | Signal terminal Ground (I/O, 7 –0.5V domain). Multiplexed alternate functions: Ground. Supported peripheral buses: General. |
| 6 | Gate | Digital_IO | Signal terminal Gate (I/O, 7 –0.5V domain). Multiplexed alternate functions: Gate. Supported peripheral buses: General. |
| 7 | V+ | Digital_IO | Signal terminal V+ (I/O, 7 –0.5V domain). Multiplexed alternate functions: V+. Supported peripheral buses: General. |
| 8 | Fault | Digital_IO | Signal terminal Fault (I/O, 7 –0.5V domain). Multiplexed alternate functions: Fault. Supported peripheral buses: General. |









