ChipDocs.org
⌘K
2284 PARTSUpload PDF
STM32G431KBU6 (UFQFPN-32(5x5)) — Symbol, Footprint IPC-7351B & 3D STEP Model

STM32G431KBU6

STID: C529358UFQFPN-32(5x5) · 33 Pins · Pitch 0.50mmIPC TOLERANCE VARIATION5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · STM32G431KBU6 (UFQFPN-32(5x5))1VDD2PF0OSC IN -_3PF1 - OSC_OU4PG10NRST -5PA06PA17PA28PA39PA410PA511PA612PA713PB014VSSA15VDDA/VREF+16VSS17VDD33EP32VSS31PB8-BOOT030PB729PB628PB527PB426PB325PA1524PA1423PA1322PA1221PA1120PA1019PA918PA8Grid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.827.922.917.812.77.62.5-2.5-7.6-12.7-17.8-22.9-27.9mm
2. 2D FOOTPRINT
123456789101112131415161718192021222324252627282930313233E=5.00mm · Pitch e=0.50mmD=5.00mm-4-3-2-10123443210-1-2-3-4mm
3. 3D CAD MODEL
Package Body: 5.00mm × 5.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (33/33)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
2PF0OSC IN -_I/OMultiplexed I/O & Peripheral Pin PF0OSC IN -_ (SPI, I2C, ADC, RTC/CLK)
3PF1 - OSC_OUTI/OMultiplexed I/O & Peripheral Pin PF1 - OSC_OUT (SPI, ADC, RTC/CLK)
4PG10NRST -I/OMultiplexed I/O & Peripheral Pin PG10NRST - (RTC/CLK)
5PA0I/OMultiplexed I/O & Peripheral Pin PA0 (UART, ADC, PWM, RTC/CLK)
6PA1I/OMultiplexed I/O & Peripheral Pin PA1 (UART, ADC, PWM, RTC/CLK)
7PA2I/OMultiplexed I/O & Peripheral Pin PA2 (UART, ADC, PWM)
8PA3I/OMultiplexed I/O & Peripheral Pin PA3 (UART, ADC, PWM)
9PA4I/OMultiplexed I/O & Peripheral Pin PA4 (SPI, ADC, DAC, PWM)
10PA5I/OMultiplexed I/O & Peripheral Pin PA5 (SPI, ADC, DAC, PWM)
11PA6I/OMultiplexed I/O & Peripheral Pin PA6 (UART, SPI, ADC, PWM)
12PA7I/OMultiplexed I/O & Peripheral Pin PA7 (SPI, ADC, PWM)
13PB0I/OMultiplexed I/O & Peripheral Pin PB0 (ADC, PWM)
14VSSAGNDGround Reference Pin (VSSA)
15VDDA/VREF+PowerRegulated Power Output (VDDA/VREF+ — 3.3V VDD (Max 4.0V))
16VSSGNDGround Reference Pin (VSS)
17VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
18PA8I/OMultiplexed I/O & Peripheral Pin PA8 (General)
19PA9I/OMultiplexed I/O & Peripheral Pin PA9 (General)
20PA10I/OMultiplexed I/O & Peripheral Pin PA10 (General)
21PA11I/OMultiplexed I/O & Peripheral Pin PA11 (General)
22PA12I/OMultiplexed I/O & Peripheral Pin PA12 (General)
23PA13I/OMultiplexed I/O & Peripheral Pin PA13 (General)
24PA14I/OMultiplexed I/O & Peripheral Pin PA14 (General)
25PA15I/OMultiplexed I/O & Peripheral Pin PA15 (General)
26PB3I/OMultiplexed I/O & Peripheral Pin PB3 (General)
27PB4I/OMultiplexed I/O & Peripheral Pin PB4 (General)
28PB5I/OMultiplexed I/O & Peripheral Pin PB5 (General)
29PB6I/OMultiplexed I/O & Peripheral Pin PB6 (General)
30PB7I/OMultiplexed I/O & Peripheral Pin PB7 (General)
31PB8-BOOT0I/OMultiplexed I/O & Peripheral Pin PB8-BOOT0 (General)
32VSSGNDGround Reference Pin (VSS)
33EPGNDExposed Thermal & Ground Pad (EP)
PIN 1 VDD
Power
Power Supply Input (VDD — 3.3V VDD (Max 4.0V))
Design note: Primary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 15 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: STM32G431KBU6 (ST · UFQFPN-32(5x5))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
STM32G431KBU6 (UFQFPN-32(5x5)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
STM32G431KBU6 (UFQFPN-32(5x5)) - 2. Standard Pinout (Top View)
True package pinout (33 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
STM32G431KBU6 (UFQFPN-32(5x5)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
STM32G431KBU6 (UFQFPN-32(5x5)) - 4. Package Dimensions (D×E×A)
UFQFPN-32(5x5) · 5.00×5.00mm · Pitch 0.50mmExpand ›
5. Recommended Land PatternLAND PATTERN
STM32G431KBU6 (UFQFPN-32(5x5)) - 5. Recommended Land Pattern
IPC-7351B Footprint (33 Pads)Expand ›
6. Application SchematicSCHEMATIC
STM32G431KBU6 (UFQFPN-32(5x5)) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (15 figures · Page 1/2)
Showing 1–12 of 15 uncropped original figures for STM32G431
P44 · p44_fig01EXACT PACKAGE
STM32G431KBU6 (UFQFPN-32(5x5)) — Figure 5. STM32G431x6/x8/xB UFQFPN32 pinout
Figure 5. STM32G431x6/x8/xB UFQFPN32 pinout
P165 · p165_fig01EXACT PACKAGE
STM32G431KBU6 (UFQFPN-32(5x5)) — Figure 40. UFQFPN32 - outline
Figure 40. UFQFPN32 - outline
P166 · p166_fig01EXACT PACKAGE
STM32G431KBU6 (UFQFPN-32(5x5)) — Figure 41. UFQFPN32 - recommended footprint
Figure 41. UFQFPN32 - recommended footprint
P1 · p01_fig01881×538px
STM32G431KBU6 (UFQFPN-32(5x5)) — • 12-channel DMA controller
• 12-channel DMA controller
P44 · p44_fig021546×837px
STM32G431KBU6 (UFQFPN-32(5x5)) — Figure 6. STM32G431x6/x8/xB LQFP32 pinout
Figure 6. STM32G431x6/x8/xB LQFP32 pinout
P44 · p44_fig01P44
STM32G431KBU6 (UFQFPN-32(5x5)) — Datasheet Page 44 (p44_fig01)
Datasheet Page 44 (p44_fig01)
P47 · p47_fig011751×1436px
STM32G431KBU6 (UFQFPN-32(5x5)) — Figure 11. STM32G431x6/x8/xB LQFP80 pinout
Figure 11. STM32G431x6/x8/xB LQFP80 pinout
P49 · p49_fig011546×1409px
STM32G431KBU6 (UFQFPN-32(5x5)) — Figure 13. STM32G431x6/x8/xB LQFP100 pinout
Figure 13. STM32G431x6/x8/xB LQFP100 pinout
P68 · p68_fig011546×1512px
STM32G431KBU6 (UFQFPN-32(5x5)) — Figure 16. Power supply scheme
Figure 16. Power supply scheme
P68 · p68_fig01P68
STM32G431KBU6 (UFQFPN-32(5x5)) — Datasheet Page 68 (p68_fig01)
Datasheet Page 68 (p68_fig01)
P105 · p105_fig011546×702px
STM32G431KBU6 (UFQFPN-32(5x5)) — Figure 21. Typical application with an 8 MHz crystal
Figure 21. Typical application with an 8 MHz crystal
P106 · p106_fig011546×702px
STM32G431KBU6 (UFQFPN-32(5x5)) — Figure 22. Typical application with a 32.768 kHz crystal
Figure 22. Typical application with a 32.768 kHz crystal
Page 1 / 2 (15 extracted figures)

Technical Specifications & Part Details (STM32G431KBU6)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Embedded Microcontroller Unit (MCU)
Detailed Overview:STM32G431KBU6 (UFQFPN-32(5x5)) is a 32-pin embedded microcontroller unit (mcu) featuring a 5.00 × 5.00 × 0.55 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 1.71 V to 3.6 V supply operation across -40°C ~ +85°C (Industrial Grade) with integrated USB, UART, I2C, I2S, ADC, DAC, PWM, JTAG / SWD, IrDA, RTC/CLK, SPI interfaces.
Operating Supply VoltageV_CC / V_DD
1.71 V to 3.6 V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
170 MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
3 5V-tolerant (FT) pins detected
Package Envelope (D × E × A)D × E × A
5.00 × 5.00 × 0.55 mm (A1=0.05 mm)
Package family: QFN (UFQFPN-32(5x5))
Pin Count & Lead PitchN / e
32 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
USB, UART, I2C, I2S, ADC, DAC, PWM, JTAG / SWD, IrDA, RTC/CLK, SPI
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Boot Strapping Pin Alert (PB8-BOOT0): Do not force conflicting external pull-ups/pull-downs during POR reset.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol33 auto-grouped pins
OK
IPC-7351B Land Pattern33 pads · Pitch 0.50mm
OK
IPC-7525 60% Solder PasteEPAD 3.70×3.70mm windowed grid
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (UFQFPN-32(5x5))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
5.00 × 5.00 mm
Height (A) & Pitch (e)IPC-7351B
A=0.55mm · e=0.50mm
Pad Size (W × L)Level B
0.30 × 0.75 mm
Pins / Total PadsTopology
33P / 33Pad (QUAD_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
UFQFPN-32(5x5)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — STM32G431KBU6 (UFQFPN-32(5x5))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of STM32G431KBU6 (UFQFPN-32(5x5))?

Manufactured by ST, the STM32G431KBU6 is housed in a UFQFPN-32(5x5) package with 33 pins and a 0.50 mm lead pitch, supporting a VCC supply range of 1.71 V to 3.6 V. Key pins include: 1 (VDD: Power Supply Input (VDD — 3.3V VDD (Max 4.0V))), 2 (PF0OSC IN -_: Multiplexed I/O & Peripheral Pin PF0OSC IN -_ (SPI, I2C, ADC, RTC/CLK)), 3 (PF1 - OSC_OUT: Multiplexed I/O & Peripheral Pin PF1 - OSC_OUT (SPI, ADC, RTC/CLK)), 4 (PG10NRST -: Multiplexed I/O & Peripheral Pin PG10NRST - (RTC/CLK)), 5 (PA0: Multiplexed I/O & Peripheral Pin PA0 (UART, ADC, PWM, RTC/CLK)), 6 (PA1: Multiplexed I/O & Peripheral Pin PA1 (UART, ADC, PWM, RTC/CLK)).

What are the IPC-7351B PCB Footprint dimensions for STM32G431KBU6?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), STM32G431KBU6 (UFQFPN-32(5x5)) has a nominal body envelope of 5.00 × 5.00 mm, pitch e = 0.50 mm, and 33 copper pads plus a central exposed thermal pad (EPAD) of 3.70 × 3.70 mm with a 60% IPC-7525 windowed solder paste grid.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for STM32G431KBU6?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for STM32G431KBU6 (ST, UFQFPN-32(5x5)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (33 pins) & STM32G431 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
2PF0OSC IN -_Digital_IOSignal terminal PF0OSC IN -_ (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C2_SDA, SPI2_NSS. Supported peripheral buses: SPI, I2C, ADC, RTC/CLK.
3PF1 - OSC_OUTDigital_IOSignal terminal PF1 - OSC_OUT (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_SCK. Supported peripheral buses: SPI, ADC, RTC/CLK.
4PG10NRST -Digital_IOSignal terminal PG10NRST - (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PG10NRST -. Supported peripheral buses: RTC/CLK.
5PA0Digital_IOSignal terminal PA0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA0. Supported peripheral buses: UART, ADC, PWM, RTC/CLK.
6PA1Digital_IOSignal terminal PA1 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA1. Supported peripheral buses: UART, ADC, PWM, RTC/CLK.
7PA2Digital_IOSignal terminal PA2 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA2. Supported peripheral buses: UART, ADC, PWM.
8PA3Digital_IOSignal terminal PA3 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA3. Supported peripheral buses: UART, ADC, PWM.
9PA4Digital_IOSignal terminal PA4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI3_NSS. Supported peripheral buses: SPI, ADC, DAC, PWM.
10PA5Digital_IOSignal terminal PA5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_SCK. Supported peripheral buses: SPI, ADC, DAC, PWM.
11PA6Digital_IOSignal terminal PA6 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_MISO. Supported peripheral buses: UART, SPI, ADC, PWM.
12PA7Digital_IOSignal terminal PA7 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_MOSI. Supported peripheral buses: SPI, ADC, PWM.
13PB0Digital_IOSignal terminal PB0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB0. Supported peripheral buses: ADC, PWM.
14VSSAGND0V electrical ground return terminal (VSSA) for internal core logic, I/O drivers, and analog sub-blocks.
15VDDA/VREF+Power_OutRegulated power output rail (VDDA/VREF+) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
16VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
17VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
18PA8Digital_IOSignal terminal PA8 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA8. Supported peripheral buses: General.
19PA9Digital_IOSignal terminal PA9 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA9. Supported peripheral buses: General.
20PA10Digital_IOSignal terminal PA10 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA10. Supported peripheral buses: General.
21PA11Digital_IOSignal terminal PA11 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA11. Supported peripheral buses: General.
22PA12Digital_IOSignal terminal PA12 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA12. Supported peripheral buses: General.
23PA13Digital_IOSignal terminal PA13 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA13. Supported peripheral buses: General.
24PA14Digital_IOSignal terminal PA14 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA14. Supported peripheral buses: General.
25PA15Digital_IOSignal terminal PA15 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA15. Supported peripheral buses: General.
26PB3Digital_IOSignal terminal PB3 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB3. Supported peripheral buses: General.
27PB4Digital_IOSignal terminal PB4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB4. Supported peripheral buses: General.
28PB5Digital_IOSignal terminal PB5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB5. Supported peripheral buses: General.
29PB6Digital_IOSignal terminal PB6 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB6. Supported peripheral buses: General.
30PB7Digital_IOSignal terminal PB7 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB7. Supported peripheral buses: General.
31PB8-BOOT0Digital_IOSignal terminal PB8-BOOT0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB8-BOOT0. Supported peripheral buses: General.
32VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
33EPGNDBottom exposed die attach pad (EP) providing primary thermal conduction path to the PCB and low-inductance 0V ground return.
ExplorePartsPackagesMFRsUpload