ChipDocs.org
⌘K
2284 PARTSUpload PDF
CH32V208WBU6 (QFN-68(8x8)) — Symbol, Footprint IPC-7351B & 3D STEP Model

CH32V208WBU6

WCHID: C5187528QFN-68(8x8) · 69 Pins · Pitch 0.40mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · CH32V208WBU6 (QFN-68(8x8))1VBAT2PC133PC144PC155VSSA6OSC_IN7OSC_OUT8NRST9PC010PC111PC212PC313VDDA14PA015PA116PA217VIO_418PD419PA320PA421PA522PA623PA724PC425PC526PB027PB128PB229PB1030PB1131VIO_132VDD_133PD534PD635PB1269EP68VDD_367VIO_366PD365PB964PB863BOOT062PB761PB660PB559PB458PB357PD256PC1255PC1154PC1053PA1552PA1451ANT50VINTA49VSS_248PA1347PA1246PA1145PA1044PA943PA842PC941PC840PC739PC638PB1537PB1436PB13Grid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.850.845.740.635.630.525.420.315.210.25.10-5.1-10.2-15.2-20.3-25.4-30.5-35.6-40.6-45.7-50.8mm
2. 2D FOOTPRINT
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869E=8.00mm · Pitch e=0.40mmD=8.00mm-6-5-4-3-2-101234566543210-1-2-3-4-5-6mm
3. 3D CAD MODEL
Package Body: 8.00mm × 8.00mm · Pitch: 0.40mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (69/69)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1VBATPowerPower Supply Input (VBAT — 3.3V / 5.0V Standard Logic)
2PC13I/OMultiplexed I/O & Peripheral Pin PC13 (General)
3PC14I/OMultiplexed I/O & Peripheral Pin PC14 (General)
4PC15I/OMultiplexed I/O & Peripheral Pin PC15 (General)
5VSSAGNDGround Reference Pin (VSSA)
6OSC_INI/OMultiplexed I/O & Peripheral Pin OSC_IN (RTC/CLK)
7OSC_OUTI/OMultiplexed I/O & Peripheral Pin OSC_OUT (RTC/CLK)
8NRSTISystem Enable & Hardware Reset (NRST)
9PC0I/OMultiplexed I/O & Peripheral Pin PC0 (General)
10PC1I/OMultiplexed I/O & Peripheral Pin PC1 (General)
11PC2I/OMultiplexed I/O & Peripheral Pin PC2 (General)
12PC3I/OMultiplexed I/O & Peripheral Pin PC3 (General)
13VDDAPowerPower Supply Input (VDDA — 3.3V / 5.0V Standard Logic)
14PA0I/OMultiplexed I/O & Peripheral Pin PA0 (General)
15PA1I/OMultiplexed I/O & Peripheral Pin PA1 (General)
16PA2I/OMultiplexed I/O & Peripheral Pin PA2 (General)
17VIO_4I/OMultiplexed I/O & Peripheral Pin VIO_4 (General)
18PD4I/OMultiplexed I/O & Peripheral Pin PD4 (General)
19PA3I/OMultiplexed I/O & Peripheral Pin PA3 (General)
20PA4I/OMultiplexed I/O & Peripheral Pin PA4 (General)
21PA5I/OMultiplexed I/O & Peripheral Pin PA5 (General)
22PA6I/OMultiplexed I/O & Peripheral Pin PA6 (General)
23PA7I/OMultiplexed I/O & Peripheral Pin PA7 (General)
24PC4I/OMultiplexed I/O & Peripheral Pin PC4 (General)
25PC5I/OMultiplexed I/O & Peripheral Pin PC5 (General)
26PB0I/OMultiplexed I/O & Peripheral Pin PB0 (General)
27PB1I/OMultiplexed I/O & Peripheral Pin PB1 (General)
28PB2I/OMultiplexed I/O & Peripheral Pin PB2 (General)
29PB10I/OMultiplexed I/O & Peripheral Pin PB10 (General)
30PB11I/OMultiplexed I/O & Peripheral Pin PB11 (General)
31VIO_1I/OMultiplexed I/O & Peripheral Pin VIO_1 (General)
32VDD_1PowerPower Supply Input (VDD_1 — 3.3V / 5.0V Standard Logic)
33PD5I/OMultiplexed I/O & Peripheral Pin PD5 (General)
34PD6I/OMultiplexed I/O & Peripheral Pin PD6 (General)
35PB12I/OMultiplexed I/O & Peripheral Pin PB12 (General)
36PB13I/OMultiplexed I/O & Peripheral Pin PB13 (General)
37PB14I/OMultiplexed I/O & Peripheral Pin PB14 (General)
38PB15I/OMultiplexed I/O & Peripheral Pin PB15 (General)
39PC6I/OMultiplexed I/O & Peripheral Pin PC6 (General)
40PC7I/OMultiplexed I/O & Peripheral Pin PC7 (General)
41PC8I/OMultiplexed I/O & Peripheral Pin PC8 (General)
42PC9I/OMultiplexed I/O & Peripheral Pin PC9 (General)
43PA8I/OMultiplexed I/O & Peripheral Pin PA8 (General)
44PA9I/OMultiplexed I/O & Peripheral Pin PA9 (General)
45PA10I/OMultiplexed I/O & Peripheral Pin PA10 (General)
46PA11I/OMultiplexed I/O & Peripheral Pin PA11 (General)
47PA12I/OMultiplexed I/O & Peripheral Pin PA12 (General)
48PA13I/OMultiplexed I/O & Peripheral Pin PA13 (General)
49VSS_2GNDExposed Thermal & Ground Pad (VSS_2)
50VINTAPowerPower Supply Input (VINTA — 3.3V / 5.0V Standard Logic)
51ANTI/OMultiplexed I/O & Peripheral Pin ANT (General)
52PA14I/OMultiplexed I/O & Peripheral Pin PA14 (General)
53PA15I/OMultiplexed I/O & Peripheral Pin PA15 (General)
54PC10I/OMultiplexed I/O & Peripheral Pin PC10 (General)
55PC11I/OMultiplexed I/O & Peripheral Pin PC11 (General)
56PC12I/OMultiplexed I/O & Peripheral Pin PC12 (General)
57PD2I/OMultiplexed I/O & Peripheral Pin PD2 (General)
58PB3I/OMultiplexed I/O & Peripheral Pin PB3 (General)
59PB4I/OMultiplexed I/O & Peripheral Pin PB4 (General)
60PB5I/OMultiplexed I/O & Peripheral Pin PB5 (General)
61PB6I/OMultiplexed I/O & Peripheral Pin PB6 (General)
62PB7I/OMultiplexed I/O & Peripheral Pin PB7 (General)
63BOOT0IInput-Only Pin BOOT0 (General)
64PB8I/OMultiplexed I/O & Peripheral Pin PB8 (General)
65PB9I/OMultiplexed I/O & Peripheral Pin PB9 (General)
66PD3I/OMultiplexed I/O & Peripheral Pin PD3 (General)
67VIO_3I/OMultiplexed I/O & Peripheral Pin VIO_3 (General)
68VDD_3PowerPower Supply Input (VDD_3 — 3.3V / 5.0V Standard Logic)
69EPGNDExposed Thermal & Ground Pad (EP)
PIN 1 VBAT
Power
Power Supply Input (VBAT — 3.3V / 5.0V Standard Logic)
Design note: Primary positive power supply input (VBAT) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 11 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: CH32V208WBU6 (WCH · QFN-68(8x8))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
CH32V208WBU6 (QFN-68(8x8)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
CH32V208WBU6 (QFN-68(8x8)) - 2. Standard Pinout (Top View)
True package pinout (69 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
CH32V208WBU6 (QFN-68(8x8)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
CH32V208WBU6 (QFN-68(8x8)) - 4. Package Dimensions (D×E×A)
QFN-68(8x8) · 8.00×8.00mm · Pitch 0.40mmExpand ›
5. Recommended Land PatternLAND PATTERN
CH32V208WBU6 (QFN-68(8x8)) - 5. Recommended Land Pattern
IPC-7351B Footprint (69 Pads)Expand ›
6. Application SchematicSCHEMATIC
CH32V208WBU6 (QFN-68(8x8)) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (11 figures · Page 1/1)
Showing 1–11 of 11 uncropped original figures for CH32V208 / CH32V305 / CH32V307
P45 · p45_fig03EXACT PACKAGE
CH32V208WBU6 (QFN-68(8x8)) — Figure 5-3 QFN68X8 package
Figure 5-3 QFN68X8 package
P18 · p18_fig011593×979px
CH32V208WBU6 (QFN-68(8x8)) — CH32V208WBU6 CH32V208GBU6
CH32V208WBU6 CH32V208GBU6
P18 · p18_fig01P18
CH32V208WBU6 (QFN-68(8x8)) — Datasheet Page 18 (p18_fig01)
Datasheet Page 18 (p18_fig01)
P42 · p42_fig011852×1000px
CH32V208WBU6 (QFN-68(8x8)) — Figure 4-12 ADC typical connection diagram
Figure 4-12 ADC typical connection diagram
P42 · p42_fig021414×463px
CH32V208WBU6 (QFN-68(8x8)) — Figure 4-12 ADC typical connection diagram
Figure 4-12 ADC typical connection diagram
P42 · p42_fig01P42
CH32V208WBU6 (QFN-68(8x8)) — Datasheet Page 42 (p42_fig01)
Datasheet Page 42 (p42_fig01)
P45 · p45_fig01807×625px
CH32V208WBU6 (QFN-68(8x8)) — Figure 5-1 QFN28X4 package
Figure 5-1 QFN28X4 package
P45 · p45_fig02807×625px
CH32V208WBU6 (QFN-68(8x8)) — Figure 5-2 QFN48X5 package
Figure 5-2 QFN48X5 package
P45 · p45_fig03P45
CH32V208WBU6 (QFN-68(8x8)) — Datasheet Page 45 (p45_fig03)
Datasheet Page 45 (p45_fig03)
P46 · p46_fig01859×625px
CH32V208WBU6 (QFN-68(8x8)) — Figure 5-4 LQFP64M package
Figure 5-4 LQFP64M package
P47 · p47_fig011509×1555px
CH32V208WBU6 (QFN-68(8x8)) — 7 = 48 Kbytes of Flash memory
7 = 48 Kbytes of Flash memory

Technical Specifications & Part Details (CH32V208WBU6)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Embedded Microcontroller Unit (MCU)
Detailed Overview:CH32V208WBU6 (QFN-68(8x8)) is a 68-pin embedded microcontroller unit (mcu) featuring a 8.00 × 8.00 × 0.90 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 3.0V ~ 3.6V (Typ 3.3V) supply operation across -40°C ~ +85°C (Industrial Grade) with integrated Bluetooth / BLE, USB, UART, SPI, I2C, I2S, ADC, DAC, PWM, SDIO, RTC/CLK interfaces.
Operating Supply VoltageV_CC / V_DD
3.0V ~ 3.6V (Typ 3.3V)
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
144MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
8.00 × 8.00 × 0.90 mm (A1=0.03 mm)
Package family: QFN (QFN-68(8x8))
Pin Count & Lead PitchN / e
68 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
Bluetooth / BLE, USB, UART, SPI, I2C, I2S, ADC, DAC, PWM, SDIO, RTC/CLK
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Boot Strapping Pin Alert (BOOT0): Do not force conflicting external pull-ups/pull-downs during POR reset.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol69 auto-grouped pins
OK
IPC-7351B Land Pattern69 pads · Pitch 0.40mm
OK
IPC-7525 60% Solder PasteEPAD 6.40×6.40mm windowed grid
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (QFN-68(8x8))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
8.00 × 8.00 mm
Height (A) & Pitch (e)IPC-7351B
A=0.90mm · e=0.40mm
Pad Size (W × L)Level B
0.22 × 0.80 mm
Pins / Total PadsTopology
69P / 69Pad (QUAD_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
QFN-68(8x8)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — CH32V208WBU6 (QFN-68(8x8))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of CH32V208WBU6 (QFN-68(8x8))?

Manufactured by WCH, the CH32V208WBU6 is housed in a QFN-68(8x8) package with 69 pins and a 0.40 mm lead pitch. Key pins include: 1 (VBAT: Power Supply Input (VBAT — 3.3V / 5.0V Standard Logic)), 2 (PC13: Multiplexed I/O & Peripheral Pin PC13 (General)), 3 (PC14: Multiplexed I/O & Peripheral Pin PC14 (General)), 4 (PC15: Multiplexed I/O & Peripheral Pin PC15 (General)), 5 (VSSA: Ground Reference Pin (VSSA)), 6 (OSC_IN: Multiplexed I/O & Peripheral Pin OSC_IN (RTC/CLK)).

What are the IPC-7351B PCB Footprint dimensions for CH32V208WBU6?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), CH32V208WBU6 (QFN-68(8x8)) has a nominal body envelope of 8.00 × 8.00 mm, pitch e = 0.40 mm, and 69 copper pads plus a central exposed thermal pad (EPAD) of 6.40 × 6.40 mm with a 60% IPC-7525 windowed solder paste grid.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for CH32V208WBU6?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for CH32V208WBU6 (WCH, QFN-68(8x8)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (69 pins) & CH32V208 / CH32V305 / CH32V307 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1VBATPower_InPrimary positive power supply input (VBAT) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
2PC13Digital_IOSignal terminal PC13 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC13. Supported peripheral buses: General.
3PC14Digital_IOSignal terminal PC14 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC14. Supported peripheral buses: General.
4PC15Digital_IOSignal terminal PC15 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC15. Supported peripheral buses: General.
5VSSAGND0V electrical ground return terminal (VSSA) for internal core logic, I/O drivers, and analog sub-blocks.
6OSC_INDigital_IOSignal terminal OSC_IN (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: OSC_IN. Supported peripheral buses: RTC/CLK.
7OSC_OUTDigital_IOSignal terminal OSC_OUT (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: OSC_OUT. Supported peripheral buses: RTC/CLK.
8NRSTDigital_IOActive-low hardware reset terminal (NRST): pulling this pin Low resets the processor core and peripherals.
9PC0Digital_IOSignal terminal PC0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC0. Supported peripheral buses: General.
10PC1Digital_IOSignal terminal PC1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC1. Supported peripheral buses: General.
11PC2Digital_IOSignal terminal PC2 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC2. Supported peripheral buses: General.
12PC3Digital_IOSignal terminal PC3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC3. Supported peripheral buses: General.
13VDDAPower_InPrimary positive power supply input (VDDA) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
14PA0Digital_IOSignal terminal PA0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA0. Supported peripheral buses: General.
15PA1Digital_IOSignal terminal PA1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA1. Supported peripheral buses: General.
16PA2Digital_IOSignal terminal PA2 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA2. Supported peripheral buses: General.
17VIO_4Digital_IOSignal terminal VIO_4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: VIO_4. Supported peripheral buses: General.
18PD4Digital_IOSignal terminal PD4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PD4. Supported peripheral buses: General.
19PA3Digital_IOSignal terminal PA3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA3. Supported peripheral buses: General.
20PA4Digital_IOSignal terminal PA4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA4. Supported peripheral buses: General.
21PA5Digital_IOSignal terminal PA5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA5. Supported peripheral buses: General.
22PA6Digital_IOSignal terminal PA6 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA6. Supported peripheral buses: General.
23PA7Digital_IOSignal terminal PA7 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA7. Supported peripheral buses: General.
24PC4Digital_IOSignal terminal PC4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC4. Supported peripheral buses: General.
25PC5Digital_IOSignal terminal PC5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC5. Supported peripheral buses: General.
26PB0Digital_IOSignal terminal PB0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB0. Supported peripheral buses: General.
27PB1Digital_IOSignal terminal PB1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB1. Supported peripheral buses: General.
28PB2Digital_IOSignal terminal PB2 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB2. Supported peripheral buses: General.
29PB10Digital_IOSignal terminal PB10 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB10. Supported peripheral buses: General.
30PB11Digital_IOSignal terminal PB11 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB11. Supported peripheral buses: General.
31VIO_1Digital_IOSignal terminal VIO_1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: VIO_1. Supported peripheral buses: General.
32VDD_1Power_InPrimary positive power supply input (VDD_1) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
33PD5Digital_IOSignal terminal PD5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PD5. Supported peripheral buses: General.
34PD6Digital_IOSignal terminal PD6 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PD6. Supported peripheral buses: General.
35PB12Digital_IOSignal terminal PB12 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB12. Supported peripheral buses: General.
36PB13Digital_IOSignal terminal PB13 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB13. Supported peripheral buses: General.
37PB14Digital_IOSignal terminal PB14 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB14. Supported peripheral buses: General.
38PB15Digital_IOSignal terminal PB15 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB15. Supported peripheral buses: General.
39PC6Digital_IOSignal terminal PC6 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC6. Supported peripheral buses: General.
40PC7Digital_IOSignal terminal PC7 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC7. Supported peripheral buses: General.
41PC8Digital_IOSignal terminal PC8 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC8. Supported peripheral buses: General.
42PC9Digital_IOSignal terminal PC9 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC9. Supported peripheral buses: General.
43PA8Digital_IOSignal terminal PA8 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA8. Supported peripheral buses: General.
44PA9Digital_IOSignal terminal PA9 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA9. Supported peripheral buses: General.
45PA10Digital_IOSignal terminal PA10 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA10. Supported peripheral buses: General.
46PA11Digital_IOSignal terminal PA11 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA11. Supported peripheral buses: General.
47PA12Digital_IOSignal terminal PA12 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA12. Supported peripheral buses: General.
48PA13Digital_IOSignal terminal PA13 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA13. Supported peripheral buses: General.
49VSS_2GNDBottom exposed die attach pad (VSS_2) providing primary thermal conduction path to the PCB and low-inductance 0V ground return.
50VINTAPower_InPrimary positive power supply input (VINTA) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
51ANTRF_50OhmSignal terminal ANT (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: ANT. Supported peripheral buses: General.
52PA14Digital_IOSignal terminal PA14 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA14. Supported peripheral buses: General.
53PA15Digital_IOSignal terminal PA15 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PA15. Supported peripheral buses: General.
54PC10Digital_IOSignal terminal PC10 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC10. Supported peripheral buses: General.
55PC11Digital_IOSignal terminal PC11 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC11. Supported peripheral buses: General.
56PC12Digital_IOSignal terminal PC12 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PC12. Supported peripheral buses: General.
57PD2Digital_IOSignal terminal PD2 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PD2. Supported peripheral buses: General.
58PB3Digital_IOSignal terminal PB3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB3. Supported peripheral buses: General.
59PB4Digital_IOSignal terminal PB4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB4. Supported peripheral buses: General.
60PB5Digital_IOSignal terminal PB5 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB5. Supported peripheral buses: General.
61PB6Digital_IOSignal terminal PB6 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB6. Supported peripheral buses: General.
62PB7Digital_IOSignal terminal PB7 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB7. Supported peripheral buses: General.
63BOOT0Digital_IOSignal terminal BOOT0 (I, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: BOOT0. Supported peripheral buses: General.
64PB8Digital_IOSignal terminal PB8 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: PB8. Supported peripheral buses: General.
ExplorePartsPackagesMFRsUpload