ChipDocs.org
⌘K
2284 PARTSUpload PDF
CH440R (TSSOP-16) — Symbol, Footprint IPC-7351B & 3D STEP Model

CH440R

WCHID: C282323TSSOP-16 · 16 Pins · Pitch 0.65mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · CH440R (TSSOP-16)1IN2S1A S1B 、 、 3S2A S2B 、 、 4DA DB 、 、 DC5S1A S1B 、 、 6S2A S2B 、 、 7DA DB 、 、 DC8GND16VCC15EN#14S1A S1B 、 、 13S2A S2B 、 、 12DA DB 、 、 DC11S1A S1B 、 、 10S2A S2B 、 、 9DA DB 、 、 DCGrid Pitch = 2.54mm (IEEE-315)-15.2-10.2-5.105.110.215.215.210.25.10-5.1-10.2-15.2mm
2. 2D FOOTPRINT
12345678910111213141516E=4.40mm · Pitch e=0.65mmD=5.00mm-5-4-3-2-101234543210-1-2-3-4mm
3. 3D CAD MODEL
Package Body: 4.40mm × 5.00mm · Pitch: 0.65mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (16/16)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1INI/OMultiplexed I/O & Peripheral Pin IN (General)
2S1A S1B 、 、 S1C S1D 、I/OMultiplexed I/O & Peripheral Pin S1A S1B 、 、 S1C S1D 、 (General)
3S2A S2B 、 、 S2C S2D 、I/OMultiplexed I/O & Peripheral Pin S2A S2B 、 、 S2C S2D 、 (General)
4DA DB 、 、 DC DD 、I/OMultiplexed I/O & Peripheral Pin DA DB 、 、 DC DD 、 (General)
5S1A S1B 、 、 S1C S1D 、I/OMultiplexed I/O & Peripheral Pin S1A S1B 、 、 S1C S1D 、 (General)
6S2A S2B 、 、 S2C S2D 、I/OMultiplexed I/O & Peripheral Pin S2A S2B 、 、 S2C S2D 、 (General)
7DA DB 、 、 DC DD 、I/OMultiplexed I/O & Peripheral Pin DA DB 、 、 DC DD 、 (General)
8GNDGNDGround Reference Pin (GND)
9DA DB 、 、 DC DD 、I/OMultiplexed I/O & Peripheral Pin DA DB 、 、 DC DD 、 (General)
10S2A S2B 、 、 S2C S2D 、I/OMultiplexed I/O & Peripheral Pin S2A S2B 、 、 S2C S2D 、 (General)
11S1A S1B 、 、 S1C S1D 、I/OMultiplexed I/O & Peripheral Pin S1A S1B 、 、 S1C S1D 、 (General)
12DA DB 、 、 DC DD 、I/OMultiplexed I/O & Peripheral Pin DA DB 、 、 DC DD 、 (General)
13S2A S2B 、 、 S2C S2D 、I/OMultiplexed I/O & Peripheral Pin S2A S2B 、 、 S2C S2D 、 (General)
14S1A S1B 、 、 S1C S1D 、I/OMultiplexed I/O & Peripheral Pin S1A S1B 、 、 S1C S1D 、 (General)
15EN#I/OMultiplexed I/O & Peripheral Pin EN# (General)
16VCCPowerPower Supply Input (VCC — 3.3V / 5.0V Standard Logic)
PIN 1 IN
I/O
Multiplexed I/O & Peripheral Pin IN (General)
Design note: 二选 一模拟开关选择输入 ： 高电平选择2#端（S2x） ；低电平选择1#端（S1x）
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 8 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: CH440R (WCH · TSSOP-16)
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
CH440R (TSSOP-16) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
CH440R (TSSOP-16) - 2. Standard Pinout (Top View)
True package pinout (16 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
CH440R (TSSOP-16) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
CH440R (TSSOP-16) - 4. Package Dimensions (D×E×A)
TSSOP-16 · 4.40×5.00mm · Pitch 0.65mmExpand ›
5. Recommended Land PatternLAND PATTERN
CH440R (TSSOP-16) - 5. Recommended Land Pattern
IPC-7351B Footprint (16 Pads)Expand ›
6. Application SchematicSCHEMATIC
CH440R (TSSOP-16) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (8 figures · Page 1/1)
Showing 1–8 of 8 uncropped original figures for CH445 / CH448 / CH440
P5 · p05_fig01EXACT PACKAGE
CH440R (TSSOP-16) — CH340G/P/R CH340G CH440P CH340R 和CH445P 由EN#引脚控制实现统一使能，由IN 引脚选择进行统一切换。下表是其 控制表。
CH340G/P/R CH340G CH440P CH340R 和CH445P 由EN#引脚控制实现统一使能，由IN 引脚选择进行统一切换。下表是其 控制表。
P2 · p02_fig011491×1615px
CH440R (TSSOP-16) — 3、引脚排列
3、引脚排列
P2 · p02_fig01P2
CH440R (TSSOP-16) — Datasheet Page 2 (p02_fig01)
Datasheet Page 2 (p02_fig01)
P3 · p03_fig01P3
CH440R (TSSOP-16) — Datasheet Page 3 (p03_fig01)
Datasheet Page 3 (p03_fig01)
P5 · p05_fig02870×580px
CH440R (TSSOP-16) — CH442Q/E CH442Q CH442E 由EN#引脚控制实现统一使能，由IN 引脚选择进行统一切换。下表是其控制表。
CH442Q/E CH442Q CH442E 由EN#引脚控制实现统一使能，由IN 引脚选择进行统一切换。下表是其控制表。
P17 · p17_fig011210×1387px
CH440R (TSSOP-16) — D 6 =a] 7 1 a a TEE.
D 6 =a] 7 1 a a TEE.
P17 · p17_fig01P17
CH440R (TSSOP-16) — Datasheet Page 17 (p17_fig01)
Datasheet Page 17 (p17_fig01)
P3 · p03_fig01All Packages in PDF
CH440R (TSSOP-16) — 2、QFN 或DFN 封装的底板标示为0#引脚，对于CH448F 是必要连接。 3、CH442Q 与CH9442Q 引脚兼容，CH9442Q 支持Type-C 充电口USB 信号，耐压28V。 4、原型号CH440E 已用新型号CH442E 代替，引脚和功能相同。 5、CH340K 为盘装，每盘整包装数量为3000 只。 6、CH442Q、CH340K、CH443L 封装体积较小，正面印字仅有代号42、43、43 而不含全部型号。 | 4、引脚定义 | 4.1. CH340G
2、QFN 或DFN 封装的底板标示为0#引脚，对于CH448F 是必要连接。 3、CH442Q 与CH9442Q 引脚兼容，CH9442Q 支持Type-C 充电口USB 信号，耐压28V。 4、原型号CH440E 已用新型号CH442E 代替，引脚和功能相同。 5、CH340K 为盘装，每盘整包装数量为3000 只。 6、CH442Q、CH340K、CH443L 封装体积较小，正面印字仅有代号42、43、43 而不含全部型号。 | 4、引脚定义 | 4.1. CH340G

Technical Specifications & Part Details (CH440R)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Standard Electronic & Interconnect Component
Detailed Overview:CH440R (TSSOP-16) is a 16-pin standard electronic & interconnect component featuring a 5.00 × 4.40 × 1.20 mm mechanical envelope (lead pitch e = 0.65 mm). Rated for 1.8V ~ 5.5V (Theo Datasheet) supply operation across -40°C ~ +85°C (Industrial Grade) with integrated USB interfaces.
Operating Supply VoltageV_CC / V_DD
1.8V ~ 5.5V (Theo Datasheet)
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
550 MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
5.00 × 4.40 × 1.20 mm (A1=0.10 mm)
Package family: TSSOP (TSSOP-16)
Pin Count & Lead PitchN / e
16 Pins | Pitch e = 0.65 mm (25.6 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
USB
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol16 auto-grouped pins
OK
IPC-7351B Land Pattern16 pads · Pitch 0.65mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (TSSOP-16)

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
5.00 × 4.40 mm
Height (A) & Pitch (e)IPC-7351B
A=1.20mm · e=0.65mm
Pad Size (W × L)Level B
0.42 × 1.45 mm
Pins / Total PadsTopology
16P / 16Pad (DUAL_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
TSSOP-16
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — CH440R (TSSOP-16)

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of CH440R (TSSOP-16)?

Manufactured by WCH, the CH440R is housed in a TSSOP-16 package with 16 pins and a 0.65 mm lead pitch. Key pins include: 1 (IN: Multiplexed I/O & Peripheral Pin IN (General)), 2 (S1A S1B 、 、 S1C S1D 、: Multiplexed I/O & Peripheral Pin S1A S1B 、 、 S1C S1D 、 (General)), 3 (S2A S2B 、 、 S2C S2D 、: Multiplexed I/O & Peripheral Pin S2A S2B 、 、 S2C S2D 、 (General)), 4 (DA DB 、 、 DC DD 、: Multiplexed I/O & Peripheral Pin DA DB 、 、 DC DD 、 (General)), 5 (S1A S1B 、 、 S1C S1D 、: Multiplexed I/O & Peripheral Pin S1A S1B 、 、 S1C S1D 、 (General)), 6 (S2A S2B 、 、 S2C S2D 、: Multiplexed I/O & Peripheral Pin S2A S2B 、 、 S2C S2D 、 (General)).

What are the IPC-7351B PCB Footprint dimensions for CH440R?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), CH440R (TSSOP-16) has a nominal body envelope of 4.40 × 5.00 mm, pitch e = 0.65 mm, and 16 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for CH440R?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for CH440R (WCH, TSSOP-16) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (16 pins) & CH445 / CH448 / CH440 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1INDigital_IOSignal terminal IN (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: IN. Supported peripheral buses: General.
2S1A S1B 、 、 S1C S1D 、Digital_IOSignal terminal S1A S1B 、 、 S1C S1D 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: S1A S1B 、 、 S1C S1D 、. Supported peripheral buses: General.
3S2A S2B 、 、 S2C S2D 、Digital_IOSignal terminal S2A S2B 、 、 S2C S2D 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: S2A S2B 、 、 S2C S2D 、. Supported peripheral buses: General.
4DA DB 、 、 DC DD 、Digital_IOSignal terminal DA DB 、 、 DC DD 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: DA DB 、 、 DC DD 、. Supported peripheral buses: General.
5S1A S1B 、 、 S1C S1D 、Digital_IOSignal terminal S1A S1B 、 、 S1C S1D 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: S1A S1B 、 、 S1C S1D 、. Supported peripheral buses: General.
6S2A S2B 、 、 S2C S2D 、Digital_IOSignal terminal S2A S2B 、 、 S2C S2D 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: S2A S2B 、 、 S2C S2D 、. Supported peripheral buses: General.
7DA DB 、 、 DC DD 、Digital_IOSignal terminal DA DB 、 、 DC DD 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: DA DB 、 、 DC DD 、. Supported peripheral buses: General.
8GNDGND0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks.
9DA DB 、 、 DC DD 、Digital_IOSignal terminal DA DB 、 、 DC DD 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: DA DB 、 、 DC DD 、. Supported peripheral buses: General.
10S2A S2B 、 、 S2C S2D 、Digital_IOSignal terminal S2A S2B 、 、 S2C S2D 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: S2A S2B 、 、 S2C S2D 、. Supported peripheral buses: General.
11S1A S1B 、 、 S1C S1D 、Digital_IOSignal terminal S1A S1B 、 、 S1C S1D 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: S1A S1B 、 、 S1C S1D 、. Supported peripheral buses: General.
12DA DB 、 、 DC DD 、Digital_IOSignal terminal DA DB 、 、 DC DD 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: DA DB 、 、 DC DD 、. Supported peripheral buses: General.
13S2A S2B 、 、 S2C S2D 、Digital_IOSignal terminal S2A S2B 、 、 S2C S2D 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: S2A S2B 、 、 S2C S2D 、. Supported peripheral buses: General.
14S1A S1B 、 、 S1C S1D 、Digital_IOSignal terminal S1A S1B 、 、 S1C S1D 、 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: S1A S1B 、 、 S1C S1D 、. Supported peripheral buses: General.
15EN#Digital_IOSignal terminal EN# (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: EN#. Supported peripheral buses: General.
16VCCPower_InPrimary positive power supply input (VCC) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
ExplorePartsPackagesMFRsUpload