ChipDocs.org
⌘K
2284 PARTSUpload PDF
STM32U073MCI6 (UFBGA-81(5x5)) — Symbol, Footprint IPC-7351B & 3D STEP Model

STM32U073MCI6

STID: C27889929UFBGA-81(5x5) · 81 Pins · Pitch 0.50mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · STM32U073MCI6 (UFBGA-81(5x5))A1PB8A2PF3-BOOT0 (BA3PB4A4PB5A5PD4A6PD0A7PC12A8PC10A9PA15B1VBATB2PB9B3PB7B4PB6B5PD6B6PD1B7PC11B8PA14(SWCLK)B9PA13(SWDIO)C1PC15-OSC32OUC2PC14-OSC32INC3PE3C4PB3C5PD5C6PD2C7VDDUSBC8PA12[PA10]C9PA11[PA9]D1PF1-OSCOUTD2PF0-OSCIND3VDDD4VSSD5PD3D6VSSD7PA9D8PA10D9PC9E1PC0E2PF2-NRSTE3PC13E4PA1E5PC8J9PB14J8PB12J7PB10J6PB2J5PC4J4PA6J3PA4J2PA3J1VDDAH9PD8H8PB13H7PB11H6PE9H5PB1H4PA7H3PA5H2PA2H1VREF+G9PD10G8PD9G7VDDG6PE8G5PE7G4PC5G3VDDG2VSSA/VREF-G1PC3F9PD12F8PD11F7PB15F6VSSF5PB0F4VSSF3PA0F2PC2F1PC1E9PD13E8PC6E7PA8E6PC7Grid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.858.453.348.343.238.133.027.922.917.812.77.62.5-2.5-7.6-12.7-17.8-22.9-27.9-33.0-38.1-43.2-48.3-53.3-58.4mm
2. 2D FOOTPRINT
A1A2A3A4A5A6A7A8A9B1B2B3B4B5B6B7B8B9C1C2C3C4C5C6C7C8C9D1D2D3D4D5D6D7D8D9E1E2E3E4E5E6E7E8E9F1F2F3F4F5F6F7F8F9G1G2G3G4G5G6G7G8G9H1H2H3H4H5H6H7H8H9J1J2J3J4J5J6J7J8J9E=5.00mm · Pitch e=0.50mmD=5.00mm-4-3-2-10123443210-1-2-3-4mm
3. 3D CAD MODEL
Package Body: 5.00mm × 5.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (81/81)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
A1PB8I/OMultiplexed I/O & Peripheral Pin PB8 (I2C)
A2PF3-BOOT0 (BOOT0)I/OMultiplexed I/O & Peripheral Pin PF3-BOOT0 (BOOT0) (General)
A3PB4I/OMultiplexed I/O & Peripheral Pin PB4 (SPI, I2C)
A4PB5I/OMultiplexed I/O & Peripheral Pin PB5 (UART, SPI)
A5PD4I/OMultiplexed I/O & Peripheral Pin PD4 (UART, SPI)
A6PD0I/OMultiplexed I/O & Peripheral Pin PD0 (SPI)
A7PC12I/OMultiplexed I/O & Peripheral Pin PC12 (UART, SPI)
A8PC10I/OMultiplexed I/O & Peripheral Pin PC10 (UART, SPI)
A9PA15I/OMultiplexed I/O & Peripheral Pin PA15 (UART, SPI)
B1VBATPowerPower Supply Input (VBAT — 3.3V VDD (Max 4.0V))
B2PB9I/OMultiplexed I/O & Peripheral Pin PB9 (UART, I2C)
B3PB7I/OMultiplexed I/O & Peripheral Pin PB7 (UART, I2C)
B4PB6I/OMultiplexed I/O & Peripheral Pin PB6 (I2C)
B5PD6I/OMultiplexed I/O & Peripheral Pin PD6 (UART)
B6PD1I/OMultiplexed I/O & Peripheral Pin PD1 (SPI)
B7PC11I/OMultiplexed I/O & Peripheral Pin PC11 (UART, SPI)
B8PA14(SWCLK)I/OMultiplexed I/O & Peripheral Pin PA14(SWCLK) (SWD/JTAG)
B9PA13(SWDIO)I/OMultiplexed I/O & Peripheral Pin PA13(SWDIO) (USB, SWD/JTAG)
C1PC15-OSC32OUTI/OMultiplexed I/O & Peripheral Pin PC15-OSC32OUT (RTC/CLK)
C2PC14-OSC32INI/OMultiplexed I/O & Peripheral Pin PC14-OSC32IN (RTC/CLK)
C3PE3I/OMultiplexed I/O & Peripheral Pin PE3 (PWM)
C4PB3I/OMultiplexed I/O & Peripheral Pin PB3 (UART, SPI, I2C)
C5PD5I/OMultiplexed I/O & Peripheral Pin PD5 (UART)
C6PD2I/OMultiplexed I/O & Peripheral Pin PD2 (UART)
C7VDDUSBPowerPower Supply Input (VDDUSB — 3.3V VDD (Max 4.0V))
C8PA12[PA10]I/OMultiplexed I/O & Peripheral Pin PA12[PA10] (USB, SPI)
C9PA11[PA9]I/OMultiplexed I/O & Peripheral Pin PA11[PA9] (USB, SPI)
D1PF1-OSCOUTI/OMultiplexed I/O & Peripheral Pin PF1-OSCOUT (RTC/CLK)
D2PF0-OSCINI/OMultiplexed I/O & Peripheral Pin PF0-OSCIN (RTC/CLK)
D3VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
D4VSSGNDGround Reference Pin (VSS)
D5PD3I/OMultiplexed I/O & Peripheral Pin PD3 (UART, SPI)
D6VSSGNDGround Reference Pin (VSS)
D7PA9I/OMultiplexed I/O & Peripheral Pin PA9 (I2C, RTC/CLK)
D8PA10I/OMultiplexed I/O & Peripheral Pin PA10 (UART, I2C, RTC/CLK)
D9PC9I/OMultiplexed I/O & Peripheral Pin PC9 (USB)
E1PC0I/OMultiplexed I/O & Peripheral Pin PC0 (I2C, ADC)
E2PF2-NRSTI/OMultiplexed I/O & Peripheral Pin PF2-NRST (RTC/CLK)
E3PC13I/OMultiplexed I/O & Peripheral Pin PC13 (RTC/CLK)
E4PA1I/OMultiplexed I/O & Peripheral Pin PA1 (UART, SPI, ADC)
E5PC8I/OMultiplexed I/O & Peripheral Pin PC8 (General)
E6PC7I/OMultiplexed I/O & Peripheral Pin PC7 (General)
E7PA8I/OMultiplexed I/O & Peripheral Pin PA8 (UART, RTC/CLK)
E8PC6I/OMultiplexed I/O & Peripheral Pin PC6 (General)
E9PD13I/OMultiplexed I/O & Peripheral Pin PD13 (I2C)
F1PC1I/OMultiplexed I/O & Peripheral Pin PC1 (I2C, ADC)
F2PC2I/OMultiplexed I/O & Peripheral Pin PC2 (SPI, ADC, RTC/CLK)
F3PA0I/OMultiplexed I/O & Peripheral Pin PA0 (UART, ADC)
F4VSSGNDGround Reference Pin (VSS)
F5PB0I/OMultiplexed I/O & Peripheral Pin PB0 (UART, SPI, ADC)
F6VSSGNDGround Reference Pin (VSS)
F7PB15I/OMultiplexed I/O & Peripheral Pin PB15 (SPI, RTC/CLK)
F8PD11I/OMultiplexed I/O & Peripheral Pin PD11 (UART)
F9PD12I/OMultiplexed I/O & Peripheral Pin PD12 (UART, I2C)
G1PC3I/OMultiplexed I/O & Peripheral Pin PC3 (SPI, ADC)
G2VSSA/VREF-GNDGround Reference Pin (VSSA/VREF-)
G3VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
G4PC5I/OMultiplexed I/O & Peripheral Pin PC5 (UART)
G5PE7I/OMultiplexed I/O & Peripheral Pin PE7 (General)
G6PE8I/OMultiplexed I/O & Peripheral Pin PE8 (General)
G7VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
G8PD9I/OMultiplexed I/O & Peripheral Pin PD9 (UART)
G9PD10I/OMultiplexed I/O & Peripheral Pin PD10 (UART)
H1VREF+AnalogMultiplexed I/O & Peripheral Pin VREF+ (General)
H2PA2I/OMultiplexed I/O & Peripheral Pin PA2 (UART)
H3PA5I/OMultiplexed I/O & Peripheral Pin PA5 (UART, SPI, ADC)
H4PA7I/OMultiplexed I/O & Peripheral Pin PA7 (I2C, ADC)
H5PB1I/OMultiplexed I/O & Peripheral Pin PB1 (UART)
H6PE9I/OMultiplexed I/O & Peripheral Pin PE9 (General)
H7PB11I/OMultiplexed I/O & Peripheral Pin PB11 (UART, I2C)
H8PB13I/OMultiplexed I/O & Peripheral Pin PB13 (UART, SPI, I2C)
H9PD8I/OMultiplexed I/O & Peripheral Pin PD8 (UART)
J1VDDAPowerPower Supply Input (VDDA — 3.3V VDD (Max 4.0V))
J2PA3I/OMultiplexed I/O & Peripheral Pin PA3 (UART, ADC)
J3PA4I/OMultiplexed I/O & Peripheral Pin PA4 (UART, SPI, ADC)
J4PA6I/OMultiplexed I/O & Peripheral Pin PA6 (UART, I2C, ADC)
J5PC4I/OMultiplexed I/O & Peripheral Pin PC4 (UART)
J6PB2I/OMultiplexed I/O & Peripheral Pin PB2 (RTC/CLK)
J7PB10I/OMultiplexed I/O & Peripheral Pin PB10 (UART, I2C)
J8PB12I/OMultiplexed I/O & Peripheral Pin PB12 (UART, SPI)
J9PB14I/OMultiplexed I/O & Peripheral Pin PB14 (UART, SPI, I2C)
PIN A1 PB8
I/O
Multiplexed I/O & Peripheral Pin PB8 (I2C)
Design note: Alt: LPTIM1 IN2 LPTIM3 IN2 I2C2 SCL_I2C1SCLUSART3TX, LCD_SEG16, TIM1_6 CH, 1_ , EVENTO_UT,_ ,_ ,
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 26 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: STM32U073MCI6 (ST · UFBGA-81(5x5))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
STM32U073MCI6 (UFBGA-81(5x5)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
STM32U073MCI6 (UFBGA-81(5x5)) - 2. Standard Pinout (Top View)
True package pinout (81 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
STM32U073MCI6 (UFBGA-81(5x5)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
STM32U073MCI6 (UFBGA-81(5x5)) - 4. Package Dimensions (D×E×A)
UFBGA-81(5x5) · 5.00×5.00mm · Pitch 0.50mmExpand ›
5. Recommended Land PatternLAND PATTERN
STM32U073MCI6 (UFBGA-81(5x5)) - 5. Recommended Land Pattern
IPC-7351B Footprint (81 Pads)Expand ›
6. Application SchematicSCHEMATIC
STM32U073MCI6 (UFBGA-81(5x5)) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (26 figures · Page 1/3)
Showing 1–12 of 26 uncropped original figures for STM32U073
P30 · p30_fig02EXACT PACKAGE
STM32U073MCI6 (UFBGA-81(5x5)) — Figure 10. UFBGA81 ballout
Figure 10. UFBGA81 ballout
P131 · p131_fig01EXACT PACKAGE
STM32U073MCI6 (UFBGA-81(5x5)) — Figure 49. UFBGA81 - Outline(13.)
Figure 49. UFBGA81 - Outline(13.)
P1 · p01_fig011484×603px
STM32U073MCI6 (UFBGA-81(5x5)) — 40-Kbyte SRAM, USB, LCD
40-Kbyte SRAM, USB, LCD
P1 · p01_fig021408×551px
STM32U073MCI6 (UFBGA-81(5x5)) — • 19.7 ULPMark™-CM
• 19.7 ULPMark™-CM
P27 · p27_fig01828×695px
STM32U073MCI6 (UFBGA-81(5x5)) — Figure 3. UFQFPN32 pinout PF3-BOOT0 32 1 2 UFQFPN32
Figure 3. UFQFPN32 pinout PF3-BOOT0 32 1 2 UFQFPN32
P27 · p27_fig021716×713px
STM32U073MCI6 (UFBGA-81(5x5)) — Figure 4. WLCSP42 ballout
Figure 4. WLCSP42 ballout
P30 · p30_fig011726×1462px
STM32U073MCI6 (UFBGA-81(5x5)) — Figure 9. LQFP80 pinout
Figure 9. LQFP80 pinout
P30 · p30_fig01P30
STM32U073MCI6 (UFBGA-81(5x5)) — Datasheet Page 30 (p30_fig01)
Datasheet Page 30 (p30_fig01)
P42 · p42_fig011278×1130px
STM32U073MCI6 (UFBGA-81(5x5)) — Figure 13. Power supply scheme
Figure 13. Power supply scheme
P42 · p42_fig01P42
STM32U073MCI6 (UFBGA-81(5x5)) — Datasheet Page 42 (p42_fig01)
Datasheet Page 42 (p42_fig01)
P72 · p72_fig011432×512px
STM32U073MCI6 (UFBGA-81(5x5)) — Figure 18. Typical application with an 8 MHz crystal
Figure 18. Typical application with an 8 MHz crystal
P93 · p93_fig01908×757px
STM32U073MCI6 (UFBGA-81(5x5)) — Figure 26. ADC accuracy characteristics
Figure 26. ADC accuracy characteristics
Page 1 / 3 (26 extracted figures)

Technical Specifications & Part Details (STM32U073MCI6)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Embedded Microcontroller Unit (MCU)
Detailed Overview:STM32U073MCI6 (UFBGA-81(5x5)) is a 81-pin embedded microcontroller unit (mcu) featuring a 5.00 × 5.00 × 0.53 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 1.71 V to 3.6 V supply operation across -40°C ~ +85°C (Industrial Grade) with integrated USB, SPI, I2C, ADC, DAC, JTAG / SWD, IrDA, PWM, RTC/CLK, SWD/JTAG, UART interfaces.
Operating Supply VoltageV_CC / V_DD
1.71 V to 3.6 V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
56 MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
66 5V-tolerant (FT) pins detected
Package Envelope (D × E × A)D × E × A
5.00 × 5.00 × 0.53 mm (A1=0.20 mm)
Package family: BGA (UFBGA-81(5x5))
Pin Count & Lead PitchN / e
81 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
USB, SPI, I2C, ADC, DAC, JTAG / SWD, IrDA, PWM, RTC/CLK, SWD/JTAG, UART
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Boot Strapping Pin Alert (PF3-BOOT0 (BOOT0)): Do not force conflicting external pull-ups/pull-downs during POR reset.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol81 auto-grouped pins
OK
IPC-7351B Land Pattern81 pads · Pitch 0.50mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified
IPC-7351B

Family Variants & Same Datasheet Chips — STM32U073 (4)

Select package variant or sibling MPN sharing this datasheet

Mechanical Dimensions & Land Pattern (UFBGA-81(5x5))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
5.00 × 5.00 mm
Height (A) & Pitch (e)IPC-7351B
A=0.53mm · e=0.50mm
Pad Size (W × L)Level B
0.20 × 0.20 mm
Pins / Total PadsTopology
81P / 81Pad (BGA_GRID)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
UFBGA-81(5x5)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — STM32U073MCI6 (UFBGA-81(5x5))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of STM32U073MCI6 (UFBGA-81(5x5))?

Manufactured by ST, the STM32U073MCI6 is housed in a UFBGA-81(5x5) package with 81 pins and a 0.50 mm lead pitch, supporting a VCC supply range of 1.71 V to 3.6 V. Key pins include: A1 (PB8: Multiplexed I/O & Peripheral Pin PB8 (I2C)), A2 (PF3-BOOT0 (BOOT0): Multiplexed I/O & Peripheral Pin PF3-BOOT0 (BOOT0) (General)), A3 (PB4: Multiplexed I/O & Peripheral Pin PB4 (SPI, I2C)), A4 (PB5: Multiplexed I/O & Peripheral Pin PB5 (UART, SPI)), A5 (PD4: Multiplexed I/O & Peripheral Pin PD4 (UART, SPI)), A6 (PD0: Multiplexed I/O & Peripheral Pin PD0 (SPI)).

What are the IPC-7351B PCB Footprint dimensions for STM32U073MCI6?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), STM32U073MCI6 (UFBGA-81(5x5)) has a nominal body envelope of 5.00 × 5.00 mm, pitch e = 0.50 mm, and 81 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for STM32U073MCI6?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for STM32U073MCI6 (ST, UFBGA-81(5x5)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (81 pins) & STM32U073 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
A1PB8Digital_IOSignal terminal PB8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB8. Supported peripheral buses: I2C.
A2PF3-BOOT0 (BOOT0)Digital_IOSignal terminal PF3-BOOT0 (BOOT0) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PF3-BOOT0 (BOOT0). Supported peripheral buses: General.
A3PB4Digital_IOSignal terminal PB4 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C2_SDA. Supported peripheral buses: SPI, I2C.
A4PB5Digital_IOSignal terminal PB5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MOSI_SPI3MOSIUSART1CK. Supported peripheral buses: UART, SPI.
A5PD4Digital_IOSignal terminal PD4 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MOSI. Supported peripheral buses: UART, SPI.
A6PD0Digital_IOSignal terminal PD0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_NSS_LCDSEG34EVENTOUT. Supported peripheral buses: SPI.
A7PC12Digital_IOSignal terminal PC12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_MOSI_USART3CKUSART4CK. Supported peripheral buses: UART, SPI.
A8PC10Digital_IOSignal terminal PC10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_SCK_USART3TXUSART4TX. Supported peripheral buses: UART, SPI.
A9PA15Digital_IOSignal terminal PA15 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_NSS. Supported peripheral buses: UART, SPI.
B1VBATPower_InPrimary positive power supply input (VBAT) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
B2PB9Digital_IOSignal terminal PB9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB9. Supported peripheral buses: UART, I2C.
B3PB7Digital_IOSignal terminal PB7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C4_SDA. Supported peripheral buses: UART, I2C.
B4PB6Digital_IOSignal terminal PB6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C4_SCL. Supported peripheral buses: I2C.
B5PD6Digital_IOSignal terminal PD6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD6. Supported peripheral buses: UART.
B6PD1Digital_IOSignal terminal PD1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_SCK_LCDSEG35EVENTOUT. Supported peripheral buses: SPI.
B7PC11Digital_IOSignal terminal PC11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_MISO_USART3RXUSART4RX. Supported peripheral buses: UART, SPI.
B8PA14(SWCLK)Digital_IOSignal terminal PA14(SWCLK) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA14(SWCLK). Supported peripheral buses: SWD/JTAG.
B9PA13(SWDIO)Digital_IOSignal terminal PA13(SWDIO) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA13(SWDIO). Supported peripheral buses: USB, SWD/JTAG.
C1PC15-OSC32OUTDigital_IOSignal terminal PC15-OSC32OUT (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC15-OSC32OUT. Supported peripheral buses: RTC/CLK.
C2PC14-OSC32INDigital_IOSignal terminal PC14-OSC32IN (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC14-OSC32IN. Supported peripheral buses: RTC/CLK.
C3PE3Digital_IOSignal terminal PE3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE3. Supported peripheral buses: PWM.
C4PB3Digital_IOSignal terminal PB3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_SCK. Supported peripheral buses: UART, SPI, I2C.
C5PD5Digital_IOSignal terminal PD5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD5. Supported peripheral buses: UART.
C6PD2Digital_IOSignal terminal PD2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD2. Supported peripheral buses: UART.
C7VDDUSBPower_InPrimary positive power supply input (VDDUSB) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
C8PA12[PA10]Digital_IOSignal terminal PA12[PA10] (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MOSI_SPI2MOSIUSART1, USB_DP. Supported peripheral buses: USB, SPI.
C9PA11[PA9]Digital_IOSignal terminal PA11[PA9] (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MISO_SPI2MISOUSART1, USB_DM. Supported peripheral buses: USB, SPI.
D1PF1-OSCOUTDigital_IOSignal terminal PF1-OSCOUT (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PF1-OSCOUT. Supported peripheral buses: RTC/CLK.
D2PF0-OSCINDigital_IOSignal terminal PF0-OSCIN (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PF0-OSCIN. Supported peripheral buses: RTC/CLK.
D3VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
D4VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
D5PD3Digital_IOSignal terminal PD3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MISO. Supported peripheral buses: UART, SPI.
D6VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
D7PA9Digital_IOSignal terminal PA9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SCL, I2C2_SCL. Supported peripheral buses: I2C, RTC/CLK.
D8PA10Digital_IOSignal terminal PA10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA10. Supported peripheral buses: UART, I2C, RTC/CLK.
D9PC9Digital_IOSignal terminal PC9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC9. Supported peripheral buses: USB.
E1PC0Digital_IOSignal terminal PC0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C4_SCL. Supported peripheral buses: I2C, ADC.
E2PF2-NRSTDigital_IOSignal terminal PF2-NRST (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PF2-NRST. Supported peripheral buses: RTC/CLK.
E3PC13Digital_IOSignal terminal PC13 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC13. Supported peripheral buses: RTC/CLK.
E4PA1Digital_IOSignal terminal PA1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_SCK_SPI2SCKUSART2. Supported peripheral buses: UART, SPI, ADC.
E5PC8Digital_IOSignal terminal PC8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC8. Supported peripheral buses: General.
E6PC7Digital_IOSignal terminal PC7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC7. Supported peripheral buses: General.
E7PA8Digital_IOSignal terminal PA8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA8. Supported peripheral buses: UART, RTC/CLK.
E8PC6Digital_IOSignal terminal PC6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC6. Supported peripheral buses: General.
E9PD13Digital_IOSignal terminal PD13 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C4_SDA. Supported peripheral buses: I2C.
F1PC1Digital_IOSignal terminal PC1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC1. Supported peripheral buses: I2C, ADC.
F2PC2Digital_IOSignal terminal PC2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MISO. Supported peripheral buses: SPI, ADC, RTC/CLK.
F3PA0Digital_IOSignal terminal PA0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA0. Supported peripheral buses: UART, ADC.
F4VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
F5PB0Digital_IOSignal terminal PB0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB0. Supported peripheral buses: UART, SPI, ADC.
F6VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
F7PB15Digital_IOSignal terminal PB15 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB15. Supported peripheral buses: SPI, RTC/CLK.
F8PD11Digital_IOSignal terminal PD11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD11. Supported peripheral buses: UART.
F9PD12Digital_IOSignal terminal PD12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C4_SCL. Supported peripheral buses: UART, I2C.
G1PC3Digital_IOSignal terminal PC3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC3. Supported peripheral buses: SPI, ADC.
G2VSSA/VREF-GND0V electrical ground return terminal (VSSA/VREF-) for internal core logic, I/O drivers, and analog sub-blocks.
G3VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
G4PC5Digital_IOSignal terminal PC5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC5. Supported peripheral buses: UART.
G5PE7Digital_IOSignal terminal PE7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE7. Supported peripheral buses: General.
G6PE8Digital_IOSignal terminal PE8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE8. Supported peripheral buses: General.
G7VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
G8PD9Digital_IOSignal terminal PD9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD9. Supported peripheral buses: UART.
G9PD10Digital_IOSignal terminal PD10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD10. Supported peripheral buses: UART.
H1VREF+AnalogSignal terminal VREF+ (Analog, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: VREF+. Supported peripheral buses: General.
ExplorePartsPackagesMFRsUpload