ChipDocs.org
⌘K
2284 PARTSUpload PDF
STM32U5G9ZJT6Q (LQFP-144(20x20)) — Symbol, Footprint IPC-7351B & 3D STEP Model

STM32U5G9ZJT6Q

STID: C22445371LQFP-144(20x20) · 144 Pins · Pitch 0.50mmDISCREPANCY REVIEW REQUIRED5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · STM32U5G9ZJT6Q (LQFP-144(20x20))1PE22PE33PE44PE55PE66VBAT7PC138PC14 - OSC329IO410PF011PF112PF213VDDDSI14VDD11DSI15DSI_D0P16DSI_D0N17VSSDSI18DSI_CKP19DSI_CKN20VDD11DSI21DSI_D1P22DSI_D1N23VSSDSI24VSS25VDD26PH0 OSC IN(P27PH1OSC OUT(P28NRST29PC030PC131PC232PC333VSSA34VREF+35VDDA36PA037PA138PA239PA340VSS41VDD42PA443PA544PA645PA746PB047PB148PB249PG050PG151PE752PE853PE954VSS55VDD56PE1057PE1158PE1259PE1360PE1461PE1562PB1063PB1164VLXSMPS65VDDSMPS66VSSSMPS67VDD1168VSS69VDD70PB1371PB1472PB15144VDD143VSS142VDD11141PE0140PB9139PB8138PH3-BOOT0137PB7136PB6135PB5134PB4133PB3132PG15131VDDIO2130VSS129PG14128PG13127PG12126PG10125PG9124PD7123PD6122VDD121PD5120PD4119PD3118PD2117PD1116PD0115PC12114PC11113PC10112PA15111PA14110VSS109VDD108VDDUSB107PA13106PA12105PA11104PA10103PA9102PA8101PC9100PC899PC798PC697PI396PI295VDD94VSS93PI192PI091PH1590PH1489VDD88VSS87PH1386PH1285PH1184PH1083VDD82VSS81PH980PD1579PD1478PD1377PD1276PD1175PD1074PD973PD8Grid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.896.591.486.481.376.271.166.061.055.950.845.740.635.630.525.420.315.210.25.10-5.1-10.2-15.2-20.3-25.4-30.5-35.6-40.6-45.7-50.8-55.9-61.0-66.0-71.1-76.2-81.3-86.4-91.4-96.5mm
2. 2D FOOTPRINT
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144E=20.00mm · Pitch e=0.50mmD=20.00mm-17-15-13-11-9-7-5-3-113579111315171715131197531-1-3-5-7-9-11-13-15-17mm
3. 3D CAD MODEL
Package Body: 20.00mm × 20.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (144/144)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1PE2I/OMultiplexed I/O & Peripheral Pin PE2 (UART)
2PE3I/OMultiplexed I/O & Peripheral Pin PE3 (General)
3PE4I/OMultiplexed I/O & Peripheral Pin PE4 (UART)
4PE5I/OMultiplexed I/O & Peripheral Pin PE5 (SPI)
5PE6I/OMultiplexed I/O & Peripheral Pin PE6 (General)
6VBATPowerPower Supply Input (VBAT — 3.3V VDD (Max 4.0V))
7PC13I/OMultiplexed I/O & Peripheral Pin PC13 (RTC/CLK)
8PC14 - OSC32 IN(PC14)_I/OMultiplexed I/O & Peripheral Pin PC14 - OSC32 IN(PC14)_ (RTC/CLK)
9IO4I/OGPIO4 / RTC_GPIO4 / TOUCH4 / ADC1_CH3
10PF0I/OMultiplexed I/O & Peripheral Pin PF0 (UART, I2C)
11PF1I/OMultiplexed I/O & Peripheral Pin PF1 (UART, I2C)
12PF2I/OMultiplexed I/O & Peripheral Pin PF2 (UART)
13VDDDSIPowerPower Supply Input (VDDDSI — 3.3V VDD (Max 4.0V))
14VDD11DSIPowerPower Supply Input (VDD11DSI — 3.3V VDD (Max 4.0V))
15DSI_D0PI/OMultiplexed I/O & Peripheral Pin DSI_D0P (General)
16DSI_D0NI/OMultiplexed I/O & Peripheral Pin DSI_D0N (General)
17VSSDSIGNDGround Reference Pin (VSSDSI)
18DSI_CKPI/OMultiplexed I/O & Peripheral Pin DSI_CKP (General)
19DSI_CKNI/OMultiplexed I/O & Peripheral Pin DSI_CKN (General)
20VDD11DSIPowerPower Supply Input (VDD11DSI — 3.3V VDD (Max 4.0V))
21DSI_D1PI/OMultiplexed I/O & Peripheral Pin DSI_D1P (General)
22DSI_D1NI/OMultiplexed I/O & Peripheral Pin DSI_D1N (General)
23VSSDSIGNDGround Reference Pin (VSSDSI)
24VSSGNDGround Reference Pin (VSS)
25VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
26PH0 OSC IN(PH0) -_I/OMultiplexed I/O & Peripheral Pin PH0 OSC IN(PH0) -_ (RTC/CLK)
27PH1OSC OUT(PH1) -_I/OMultiplexed I/O & Peripheral Pin PH1OSC OUT(PH1) -_ (RTC/CLK)
28NRSTISystem Enable & Hardware Reset (NRST)
29PC0I/OMultiplexed I/O & Peripheral Pin PC0 (SPI, I2C, ADC)
30PC1I/OMultiplexed I/O & Peripheral Pin PC1 (SPI, I2C, ADC)
31PC2I/OMultiplexed I/O & Peripheral Pin PC2 (UART, SPI, ADC)
32PC3I/OMultiplexed I/O & Peripheral Pin PC3 (SPI, ADC)
33VSSAGNDGround Reference Pin (VSSA)
34VREF+AnalogMultiplexed I/O & Peripheral Pin VREF+ (General)
35VDDAPowerPower Supply Input (VDDA — 3.3V VDD (Max 4.0V))
36PA0I/OMultiplexed I/O & Peripheral Pin PA0 (UART, SPI, ADC, PWM)
37PA1I/OMultiplexed I/O & Peripheral Pin PA1 (UART, SPI, I2C, ADC, PWM)
38PA2I/OMultiplexed I/O & Peripheral Pin PA2 (UART, ADC, PWM)
39PA3I/OMultiplexed I/O & Peripheral Pin PA3 (UART, ADC, PWM)
40VSSGNDGround Reference Pin (VSS)
41VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
42PA4I/OMultiplexed I/O & Peripheral Pin PA4 (SPI, ADC, DAC)
43PA5I/OMultiplexed I/O & Peripheral Pin PA5 (UART, SPI, ADC, DAC)
44PA6I/OMultiplexed I/O & Peripheral Pin PA6 (UART, SPI, ADC)
45PA7I/OMultiplexed I/O & Peripheral Pin PA7 (UART, SPI, I2C, ADC)
46PB0I/OMultiplexed I/O & Peripheral Pin PB0 (SPI, ADC, PWM)
47PB1I/OMultiplexed I/O & Peripheral Pin PB1 (UART, ADC, PWM)
48PB2I/OMultiplexed I/O & Peripheral Pin PB2 (SPI, ADC, PWM, RTC/CLK)
49PG0I/OMultiplexed I/O & Peripheral Pin PG0 (ADC)
50PG1I/OMultiplexed I/O & Peripheral Pin PG1 (ADC)
51PE7I/OMultiplexed I/O & Peripheral Pin PE7 (General)
52PE8I/OMultiplexed I/O & Peripheral Pin PE8 (SPI)
53PE9I/OMultiplexed I/O & Peripheral Pin PE9 (General)
54VSSGNDGround Reference Pin (VSS)
55VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
56PE10I/OMultiplexed I/O & Peripheral Pin PE10 (General)
57PE11I/OMultiplexed I/O & Peripheral Pin PE11 (SPI)
58PE12I/OMultiplexed I/O & Peripheral Pin PE12 (SPI)
59PE13I/OMultiplexed I/O & Peripheral Pin PE13 (SPI)
60PE14I/OMultiplexed I/O & Peripheral Pin PE14 (General)
61PE15I/OMultiplexed I/O & Peripheral Pin PE15 (SPI)
62PB10I/OMultiplexed I/O & Peripheral Pin PB10 (SPI, I2C)
63PB11I/OMultiplexed I/O & Peripheral Pin PB11 (UART, SPI, I2C)
64VLXSMPSI/OMultiplexed I/O & Peripheral Pin VLXSMPS (General)
65VDDSMPSPowerPower Supply Input (VDDSMPS — 3.3V VDD (Max 4.0V))
66VSSSMPSGNDGround Reference Pin (VSSSMPS)
67VDD11PowerPower Supply Input (VDD11 — 3.3V VDD (Max 4.0V))
68VSSGNDGround Reference Pin (VSS)
69VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
70PB13I/OMultiplexed I/O & Peripheral Pin PB13 (UART, SPI)
71PB14I/OMultiplexed I/O & Peripheral Pin PB14 (UART, SPI, I2C)
72PB15I/OMultiplexed I/O & Peripheral Pin PB15 (SPI, PWM, RTC/CLK)
73PD8I/OMultiplexed I/O & Peripheral Pin PD8 (UART)
74PD9I/OMultiplexed I/O & Peripheral Pin PD9 (UART)
75PD10I/OMultiplexed I/O & Peripheral Pin PD10 (SPI, I2C)
76PD11I/OMultiplexed I/O & Peripheral Pin PD11 (UART, I2C, ADC)
77PD12I/OMultiplexed I/O & Peripheral Pin PD12 (UART, I2C, ADC)
78PD13I/OMultiplexed I/O & Peripheral Pin PD13 (UART, I2C, ADC)
79PD14I/OMultiplexed I/O & Peripheral Pin PD14 (UART)
80PD15I/OMultiplexed I/O & Peripheral Pin PD15 (UART)
81PH9I/OMultiplexed I/O & Peripheral Pin PH9 (I2C)
82VSSGNDGround Reference Pin (VSS)
83VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
84PH10I/OMultiplexed I/O & Peripheral Pin PH10 (General)
85PH11I/OMultiplexed I/O & Peripheral Pin PH11 (General)
86PH12I/OMultiplexed I/O & Peripheral Pin PH12 (PWM)
87PH13I/OMultiplexed I/O & Peripheral Pin PH13 (General)
88VSSGNDGround Reference Pin (VSS)
89VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
90PH14I/OMultiplexed I/O & Peripheral Pin PH14 (General)
91PH15I/OMultiplexed I/O & Peripheral Pin PH15 (General)
92PI0I/OMultiplexed I/O & Peripheral Pin PI0 (General)
93PI1I/OMultiplexed I/O & Peripheral Pin PI1 (SPI)
94VSSGNDGround Reference Pin (VSS)
95VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
96PI2I/OMultiplexed I/O & Peripheral Pin PI2 (PWM)
97PI3I/OMultiplexed I/O & Peripheral Pin PI3 (General)
98PC6I/OMultiplexed I/O & Peripheral Pin PC6 (General)
99PC7I/OMultiplexed I/O & Peripheral Pin PC7 (General)
100PC8I/OMultiplexed I/O & Peripheral Pin PC8 (General)
101PC9I/OMultiplexed I/O & Peripheral Pin PC9 (General)
102PA8I/OMultiplexed I/O & Peripheral Pin PA8 (General)
103PA9I/OMultiplexed I/O & Peripheral Pin PA9 (General)
104PA10I/OMultiplexed I/O & Peripheral Pin PA10 (General)
105PA11I/OMultiplexed I/O & Peripheral Pin PA11 (General)
106PA12I/OMultiplexed I/O & Peripheral Pin PA12 (General)
107PA13I/OMultiplexed I/O & Peripheral Pin PA13 (General)
108VDDUSBPowerPower Supply Input (VDDUSB — 3.3V VDD (Max 4.0V))
109VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
110VSSGNDGround Reference Pin (VSS)
111PA14I/OMultiplexed I/O & Peripheral Pin PA14 (General)
112PA15I/OMultiplexed I/O & Peripheral Pin PA15 (General)
113PC10I/OMultiplexed I/O & Peripheral Pin PC10 (General)
114PC11I/OMultiplexed I/O & Peripheral Pin PC11 (General)
115PC12I/OMultiplexed I/O & Peripheral Pin PC12 (General)
116PD0I/OMultiplexed I/O & Peripheral Pin PD0 (General)
117PD1I/OMultiplexed I/O & Peripheral Pin PD1 (General)
118PD2I/OMultiplexed I/O & Peripheral Pin PD2 (General)
119PD3I/OMultiplexed I/O & Peripheral Pin PD3 (General)
120PD4I/OMultiplexed I/O & Peripheral Pin PD4 (General)
121PD5I/OMultiplexed I/O & Peripheral Pin PD5 (General)
122VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
123PD6I/OMultiplexed I/O & Peripheral Pin PD6 (General)
124PD7I/OMultiplexed I/O & Peripheral Pin PD7 (General)
125PG9I/OMultiplexed I/O & Peripheral Pin PG9 (General)
126PG10I/OMultiplexed I/O & Peripheral Pin PG10 (General)
127PG12I/OMultiplexed I/O & Peripheral Pin PG12 (General)
128PG13I/OMultiplexed I/O & Peripheral Pin PG13 (General)
129PG14I/OMultiplexed I/O & Peripheral Pin PG14 (General)
130VSSGNDGround Reference Pin (VSS)
131VDDIO2PowerPower Supply Input (VDDIO2 — 3.3V VDD (Max 4.0V))
132PG15I/OMultiplexed I/O & Peripheral Pin PG15 (General)
133PB3I/OMultiplexed I/O & Peripheral Pin PB3 (General)
134PB4I/OMultiplexed I/O & Peripheral Pin PB4 (General)
135PB5I/OMultiplexed I/O & Peripheral Pin PB5 (General)
136PB6I/OMultiplexed I/O & Peripheral Pin PB6 (General)
137PB7I/OMultiplexed I/O & Peripheral Pin PB7 (General)
138PH3-BOOT0I/OMultiplexed I/O & Peripheral Pin PH3-BOOT0 (General)
139PB8I/OMultiplexed I/O & Peripheral Pin PB8 (General)
140PB9I/OMultiplexed I/O & Peripheral Pin PB9 (General)
141PE0I/OMultiplexed I/O & Peripheral Pin PE0 (General)
142VDD11PowerPower Supply Input (VDD11 — 3.3V VDD (Max 4.0V))
143VSSGNDGround Reference Pin (VSS)
144VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
PIN 1 PE2
I/O
Multiplexed I/O & Peripheral Pin PE2 (UART)
Design note: Alt: TRACECLK TIM3 ETR SAI1 CK1 ,_ ,_ , USART6 CK LCD R0_TSCG7IO1 ,_ ,__ , LPGPIO1 P14 FMC A23_SAI1MCLKA ,_ ,__ , EVENTOUT
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 14 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: STM32U5G9ZJT6Q (ST · LQFP-144(20x20))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
STM32U5G9ZJT6Q (LQFP-144(20x20)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
STM32U5G9ZJT6Q (LQFP-144(20x20)) - 2. Standard Pinout (Top View)
True package pinout (144 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
STM32U5G9ZJT6Q (LQFP-144(20x20)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
STM32U5G9ZJT6Q (LQFP-144(20x20)) - 4. Package Dimensions (D×E×A)
LQFP-144(20x20) · 20.00×20.00mm · Pitch 0.50mmExpand ›
5. Recommended Land PatternLAND PATTERN
STM32U5G9ZJT6Q (LQFP-144(20x20)) - 5. Recommended Land Pattern
IPC-7351B Footprint (144 Pads)Expand ›
6. Application SchematicSCHEMATIC
STM32U5G9ZJT6Q (LQFP-144(20x20)) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (14 figures · Page 1/2)
Showing 1–12 of 14 uncropped original figures for STM32U5G9ZJT
P101 · p101_fig01EXACT PACKAGE
STM32U5G9ZJT6Q (LQFP-144(20x20)) — Figure 9. LQFP144_DSI_SMPS pinout PH3-BOOT0 136
Figure 9. LQFP144_DSI_SMPS pinout PH3-BOOT0 136
P329 · p329_fig01EXACT PACKAGE
STM32U5G9ZJT6Q (LQFP-144(20x20)) — Figure 85. LQFP144 - Outline(15)
Figure 85. LQFP144 - Outline(15)
P2 · p02_fig01883×444px
STM32U5G9ZJT6Q (LQFP-144(20x20)) — Up to 25 communication peripherals
Up to 25 communication peripherals
P101 · p101_fig01P101
STM32U5G9ZJT6Q (LQFP-144(20x20)) — Datasheet Page 101 (p101_fig01)
Datasheet Page 101 (p101_fig01)
P152 · p152_fig011546×1835px
STM32U5G9ZJT6Q (LQFP-144(20x20)) — Figure 15. STM32U5Gxxx power supply scheme (without SMPS)
Figure 15. STM32U5Gxxx power supply scheme (without SMPS)
P152 · p152_fig01P152
STM32U5G9ZJT6Q (LQFP-144(20x20)) — Datasheet Page 152 (p152_fig01)
Datasheet Page 152 (p152_fig01)
P153 · p153_fig011546×2197px
STM32U5G9ZJT6Q (LQFP-144(20x20)) — Figure 16. STM32U5GxxxxxQ power supply scheme (with SMPS)
Figure 16. STM32U5GxxxxxQ power supply scheme (with SMPS)
P221 · p221_fig011546×701px
STM32U5G9ZJT6Q (LQFP-144(20x20)) — Figure 23. Typical application with an 8 MHz crystal
Figure 23. Typical application with an 8 MHz crystal
P251 · p251_fig011751×982px
STM32U5G9ZJT6Q (LQFP-144(20x20)) — Figure 29. ADC accuracy characteristics
Figure 29. ADC accuracy characteristics
P251 · p251_fig021546×739px
STM32U5G9ZJT6Q (LQFP-144(20x20)) — Figure 30. Typical connection diagram when using the ADC
Figure 30. Typical connection diagram when using the ADC
P329 · p329_fig01P329
STM32U5G9ZJT6Q (LQFP-144(20x20)) — Datasheet Page 329 (p329_fig01)
Datasheet Page 329 (p329_fig01)
P340 · p340_fig011548×1154px
STM32U5G9ZJT6Q (LQFP-144(20x20)) — Figure 92. WLCSP208 - Recommended footprint
Figure 92. WLCSP208 - Recommended footprint
Page 1 / 2 (14 extracted figures)

Technical Specifications & Part Details (STM32U5G9ZJT6Q)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Embedded Microcontroller Unit (MCU)
Detailed Overview:STM32U5G9ZJT6Q (LQFP-144(20x20)) is a 144-pin embedded microcontroller unit (mcu) featuring a 20.00 × 20.00 × 1.60 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 1.71 V to 3.6 V supply operation across -40°C ~ +85°C (Industrial Grade) with integrated USB, SPI, I2C, ADC, DAC, JTAG / SWD, IrDA, PWM, RTC/CLK, UART interfaces.
Operating Supply VoltageV_CC / V_DD
1.71 V to 3.6 V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
160 MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
59 5V-tolerant (FT) pins detected
Package Envelope (D × E × A)D × E × A
20.00 × 20.00 × 1.60 mm (A1=0.10 mm)
Package family: LQFP (LQFP-144(20x20))
Pin Count & Lead PitchN / e
144 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
USB, SPI, I2C, ADC, DAC, JTAG / SWD, IrDA, PWM, RTC/CLK, UART
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Boot Strapping Pin Alert (PH3-BOOT0): Do not force conflicting external pull-ups/pull-downs during POR reset.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol144 auto-grouped pins
OK
IPC-7351B Land Pattern144 pads · Pitch 0.50mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (LQFP-144(20x20))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
20.00 × 20.00 mm
Height (A) & Pitch (e)IPC-7351B
A=1.60mm · e=0.50mm
Pad Size (W × L)Level B
0.28 × 1.25 mm
Pins / Total PadsTopology
144P / 144Pad (QUAD_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
LQFP-144(20x20)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — STM32U5G9ZJT6Q (LQFP-144(20x20))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of STM32U5G9ZJT6Q (LQFP-144(20x20))?

Manufactured by ST, the STM32U5G9ZJT6Q is housed in a LQFP-144(20x20) package with 144 pins and a 0.50 mm lead pitch, supporting a VCC supply range of 1.71 V to 3.6 V. Key pins include: 1 (PE2: Multiplexed I/O & Peripheral Pin PE2 (UART)), 2 (PE3: Multiplexed I/O & Peripheral Pin PE3 (General)), 3 (PE4: Multiplexed I/O & Peripheral Pin PE4 (UART)), 4 (PE5: Multiplexed I/O & Peripheral Pin PE5 (SPI)), 5 (PE6: Multiplexed I/O & Peripheral Pin PE6 (General)), 6 (VBAT: Power Supply Input (VBAT — 3.3V VDD (Max 4.0V))).

What are the IPC-7351B PCB Footprint dimensions for STM32U5G9ZJT6Q?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), STM32U5G9ZJT6Q (LQFP-144(20x20)) has a nominal body envelope of 20.00 × 20.00 mm, pitch e = 0.50 mm, and 144 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for STM32U5G9ZJT6Q?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for STM32U5G9ZJT6Q (ST, LQFP-144(20x20)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (144 pins) & STM32U5G9ZJT Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1PE2Digital_IOSignal terminal PE2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE2. Supported peripheral buses: UART.
2PE3Digital_IOSignal terminal PE3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE3. Supported peripheral buses: General.
3PE4Digital_IOSignal terminal PE4 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE4. Supported peripheral buses: UART.
4PE5Digital_IOSignal terminal PE5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE5. Supported peripheral buses: SPI.
5PE6Digital_IOSignal terminal PE6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE6. Supported peripheral buses: General.
6VBATPower_InPrimary positive power supply input (VBAT) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
7PC13Digital_IOSignal terminal PC13 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC13. Supported peripheral buses: RTC/CLK.
8PC14 - OSC32 IN(PC14)_Digital_IOSignal terminal PC14 - OSC32 IN(PC14)_ (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC14 - OSC32 IN(PC14)_. Supported peripheral buses: RTC/CLK.
9IO4Digital_IOGPIO4 / RTC_GPIO4 / TOUCH4 / ADC1_CH3
10PF0Digital_IOSignal terminal PF0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C6_SDA. Supported peripheral buses: UART, I2C.
11PF1Digital_IOSignal terminal PF1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C6_SCL. Supported peripheral buses: UART, I2C.
12PF2Digital_IOSignal terminal PF2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PF2. Supported peripheral buses: UART.
13VDDDSIPower_InPrimary positive power supply input (VDDDSI) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
14VDD11DSIPower_InPrimary positive power supply input (VDD11DSI) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
15DSI_D0PDigital_IOSignal terminal DSI_D0P (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: DSI_D0P. Supported peripheral buses: General.
16DSI_D0NDigital_IOSignal terminal DSI_D0N (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: DSI_D0N. Supported peripheral buses: General.
17VSSDSIGND0V electrical ground return terminal (VSSDSI) for internal core logic, I/O drivers, and analog sub-blocks.
18DSI_CKPDigital_IOSignal terminal DSI_CKP (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: DSI_CKP. Supported peripheral buses: General.
19DSI_CKNDigital_IOSignal terminal DSI_CKN (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: DSI_CKN. Supported peripheral buses: General.
20VDD11DSIPower_InPrimary positive power supply input (VDD11DSI) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
21DSI_D1PDigital_IOSignal terminal DSI_D1P (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: DSI_D1P. Supported peripheral buses: General.
22DSI_D1NDigital_IOSignal terminal DSI_D1N (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: DSI_D1N. Supported peripheral buses: General.
23VSSDSIGND0V electrical ground return terminal (VSSDSI) for internal core logic, I/O drivers, and analog sub-blocks.
24VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
25VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
26PH0 OSC IN(PH0) -_Digital_IOSignal terminal PH0 OSC IN(PH0) -_ (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PH0 OSC IN(PH0) -_. Supported peripheral buses: RTC/CLK.
27PH1OSC OUT(PH1) -_Digital_IOSignal terminal PH1OSC OUT(PH1) -_ (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PH1OSC OUT(PH1) -_. Supported peripheral buses: RTC/CLK.
28NRSTDigital_IOActive-low hardware reset terminal (NRST): pulling this pin Low resets the processor core and peripherals.
29PC0Digital_IOSignal terminal PC0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C3_SCL, SPI2_RDY. Supported peripheral buses: SPI, I2C, ADC.
30PC1Digital_IOSignal terminal PC1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MOSI, I2C3_SDA. Supported peripheral buses: SPI, I2C, ADC.
31PC2Digital_IOSignal terminal PC2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MISOMDF1CCK1. Supported peripheral buses: UART, SPI, ADC.
32PC3Digital_IOSignal terminal PC3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MOSIUSART6TX. Supported peripheral buses: SPI, ADC.
33VSSAGND0V electrical ground return terminal (VSSA) for internal core logic, I/O drivers, and analog sub-blocks.
34VREF+AnalogSignal terminal VREF+ (Analog, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: VREF+. Supported peripheral buses: General.
35VDDAPower_InPrimary positive power supply input (VDDA) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
36PA0Digital_IOSignal terminal PA0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_RDY. Supported peripheral buses: UART, SPI, ADC, PWM.
37PA1Digital_IOSignal terminal PA1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SMBA, SPI1_SCK_USART2RTSDE. Supported peripheral buses: UART, SPI, I2C, ADC, PWM.
38PA2Digital_IOSignal terminal PA2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA2. Supported peripheral buses: UART, ADC, PWM.
39PA3Digital_IOSignal terminal PA3 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA3. Supported peripheral buses: UART, ADC, PWM.
40VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
41VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
42PA4Digital_IOSignal terminal PA4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_NSS, SPI3_NSSUSART2CK. Supported peripheral buses: SPI, ADC, DAC.
43PA5Digital_IOSignal terminal PA5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_SCK. Supported peripheral buses: UART, SPI, ADC, DAC.
44PA6Digital_IOSignal terminal PA6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MISO. Supported peripheral buses: UART, SPI, ADC.
45PA7Digital_IOSignal terminal PA7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C3_SCL, SPI1_MOSI. Supported peripheral buses: UART, SPI, I2C, ADC.
46PB0Digital_IOSignal terminal PB0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_NSSUSART3CK. Supported peripheral buses: SPI, ADC, PWM.
47PB1Digital_IOSignal terminal PB1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PB1. Supported peripheral buses: UART, ADC, PWM.
48PB2Digital_IOSignal terminal PB2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_RDY. Supported peripheral buses: SPI, ADC, PWM, RTC/CLK.
49PG0Digital_IOSignal terminal PG0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PG0. Supported peripheral buses: ADC.
50PG1Digital_IOSignal terminal PG1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PG1. Supported peripheral buses: ADC.
51PE7Digital_IOSignal terminal PE7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE7. Supported peripheral buses: General.
52PE8Digital_IOSignal terminal PE8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE8. Supported peripheral buses: SPI.
53PE9Digital_IOSignal terminal PE9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE9. Supported peripheral buses: General.
54VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
55VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
56PE10Digital_IOSignal terminal PE10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE10. Supported peripheral buses: General.
57PE11Digital_IOSignal terminal PE11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_RDYMDF1CKI4. Supported peripheral buses: SPI.
58PE12Digital_IOSignal terminal PE12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_NSSMDF1SDI5. Supported peripheral buses: SPI.
59PE13Digital_IOSignal terminal PE13 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_SCKMDF1CKI5. Supported peripheral buses: SPI.
60PE14Digital_IOSignal terminal PE14 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE14. Supported peripheral buses: General.
61PE15Digital_IOSignal terminal PE15 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MOSI. Supported peripheral buses: SPI.
62PB10Digital_IOSignal terminal PB10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C2_SCL, SPI2_SCKUSART3TX. Supported peripheral buses: SPI, I2C.
63PB11Digital_IOSignal terminal PB11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C4_SDA, I2C2_SDA, SPI2_RDY. Supported peripheral buses: UART, SPI, I2C.
64VLXSMPSDigital_IOSignal terminal VLXSMPS (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: VLXSMPS. Supported peripheral buses: General.
ExplorePartsPackagesMFRsUpload