AT25M01-SSHM-B (SOIC-8) — Symbol, Footprint IPC-7351B & 3D STEP Model

AT25M01-SSHM-B

MICROCHIPSOIC-8 · 8 Pins · Pitch 1.27mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · AT25M01-SSHM-B (SOIC-8)1CS#2SO3WP#4GND8VCC7HOLD#6SCK5SIGrid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.810.25.10-5.1-10.2mm
2. 2D FOOTPRINT
12345678E=3.90mm · Pitch e=1.27mmD=4.90mm-5-4-3-2-101234543210-1-2-3-4mm
3. 3D CAD MODEL
Package Body: 3.90mm × 4.90mm · Pitch: 1.27mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (8/8)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1CS#I/OMultiplexed I/O & Peripheral Pin CS# (General)
2SOI/OMultiplexed I/O & Peripheral Pin SO (General)
3WP#I/OMultiplexed I/O & Peripheral Pin WP# (General)
4GNDGNDGround Reference Pin (GND)
5SII/OMultiplexed I/O & Peripheral Pin SI (General)
6SCKI/OMultiplexed I/O & Peripheral Pin SCK (SPI)
7HOLD#I/OMultiplexed I/O & Peripheral Pin HOLD# (General)
8VCCPowerPower Supply Input (VCC — 1.7V to 5.5V)
PIN 1 CS#
I/O
Multiplexed I/O & Peripheral Pin CS# (General)
Design note: Signal terminal CS# (I/O, 1.7V to 5.5V domain). Multiplexed alternate functions: CS#. Supported peripheral buses: General.
IPC-7351B Solder Density & Span C/G/Z Tuner

Extracted Drawings Gallery (6 Standard Drawings + 7 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
1. Realistic 3D PackageREPRESENTATIVE
AT25M01-SSHM-B (SOIC-8) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
AT25M01-SSHM-B (SOIC-8) - 2. Standard Pinout (Top View)
True package pinout (8 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
AT25M01-SSHM-B (SOIC-8) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
AT25M01-SSHM-B (SOIC-8) - 4. Package Dimensions (D×E×A)
SOIC-8 · 3.90×4.90mm · Pitch 1.27mmExpand ›
5. Recommended Land PatternLAND PATTERN
AT25M01-SSHM-B (SOIC-8) - 5. Recommended Land Pattern
IPC-7351B Footprint (8 Pads)Expand ›
6. Application SchematicSCHEMATIC
AT25M01-SSHM-B (SOIC-8) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (7 figures · Page 1/1)
Showing 1–7 of 7 uncropped original figures for AT25M01
P2 · p02_fig01EXACT PACKAGE
AT25M01-SSHM-B (SOIC-8) — Figure 1. Pin Configurations Pin Name Function CS Chip Select SO Serial Data Output WP Write Protect GND Ground
Figure 1. Pin Configurations Pin Name Function CS Chip Select SO Serial Data Output WP Write Protect GND Ground
P15 · p15_fig02EXACT PACKAGE
AT25M01-SSHM-B (SOIC-8) — 15 AT25M01 [DATASHEET]
15 AT25M01 [DATASHEET]
P16 · p16_fig01EXACT PACKAGE
AT25M01-SSHM-B (SOIC-8) — AT25M01 [DATASHEET]
AT25M01 [DATASHEET]
P17 · p17_fig01EXACT PACKAGE
AT25M01-SSHM-B (SOIC-8) — 17 AT25M01 [DATASHEET]
17 AT25M01 [DATASHEET]
P2 · p02_fig01P2
AT25M01-SSHM-B (SOIC-8) — Datasheet Page 2 (p02_fig01)
Datasheet Page 2 (p02_fig01)
P15 · p15_fig011842×886px
AT25M01-SSHM-B (SOIC-8) — 10. Ordering Information
10. Ordering Information
P16 · p16_fig01P16
AT25M01-SSHM-B (SOIC-8) — Datasheet Page 16 (p16_fig01)
Datasheet Page 16 (p16_fig01)

Technical Specifications & Part Details (AT25M01-SSHM-B)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Standard Electronic & Interconnect Component
Detailed Overview:AT25M01-SSHM-B (SOIC-8) is a 8-pin standard electronic & interconnect component featuring a 4.90 × 3.90 × 1.75 mm mechanical envelope (lead pitch e = 1.27 mm). Rated for 1.7V to 5.5V supply operation across -55°C to +125°C with integrated SPI interfaces.
Operating Supply VoltageV_CC / V_DD
1.7V to 5.5V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-55°C to +125°C
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
20MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
4.90 × 3.90 × 1.75 mm (A1=0.15 mm)
Package family: SOIC (SOIC-8)
Pin Count & Lead PitchN / e
8 Pins | Pitch e = 1.27 mm (50.0 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
SPI
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol8 auto-grouped pins
OK
IPC-7351B Land Pattern8 pads · Pitch 1.27mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (SOIC-8)

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
4.90 × 3.90 mm
Height (A) & Pitch (e)IPC-7351B
A=1.75mm · e=1.27mm
Pad Size (W × L)Level B
0.60 × 1.55 mm
Pins / Total PadsTopology
8P / 8Pad (DUAL_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
SOIC-8
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — AT25M01-SSHM-B (SOIC-8)

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of AT25M01-SSHM-B (SOIC-8)?

Manufactured by MICROCHIP, the AT25M01-SSHM-B is housed in a SOIC-8 package with 8 pins and a 1.27 mm lead pitch, supporting a VCC supply range of 1.7V to 5.5V. Key pins include: 1 (CS#: Multiplexed I/O & Peripheral Pin CS# (General)), 2 (SO: Multiplexed I/O & Peripheral Pin SO (General)), 3 (WP#: Multiplexed I/O & Peripheral Pin WP# (General)), 4 (GND: Ground Reference Pin (GND)), 5 (SI: Multiplexed I/O & Peripheral Pin SI (General)), 6 (SCK: Multiplexed I/O & Peripheral Pin SCK (SPI)).

What are the IPC-7351B PCB Footprint dimensions for AT25M01-SSHM-B?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), AT25M01-SSHM-B (SOIC-8) has a nominal body envelope of 3.90 × 4.90 mm, pitch e = 1.27 mm, and 8 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for AT25M01-SSHM-B?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for AT25M01-SSHM-B (MICROCHIP, SOIC-8) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (8 pins) & AT25M01 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1CS#Digital_IOSignal terminal CS# (I/O, 1.7V to 5.5V domain). Multiplexed alternate functions: CS#. Supported peripheral buses: General.
2SODigital_IOSignal terminal SO (I/O, 1.7V to 5.5V domain). Multiplexed alternate functions: SO. Supported peripheral buses: General.
3WP#Digital_IOSignal terminal WP# (I/O, 1.7V to 5.5V domain). Multiplexed alternate functions: WP#. Supported peripheral buses: General.
4GNDGND0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks.
5SIDigital_IOSignal terminal SI (I/O, 1.7V to 5.5V domain). Multiplexed alternate functions: SI. Supported peripheral buses: General.
6SCKDigital_IOSignal terminal SCK (I/O, 1.7V to 5.5V domain). Multiplexed alternate functions: SCK. Supported peripheral buses: SPI.
7HOLD#Digital_IOSignal terminal HOLD# (I/O, 1.7V to 5.5V domain). Multiplexed alternate functions: HOLD#. Supported peripheral buses: General.
8VCCPower_InPrimary positive power supply input (VCC) operating in the 1.7V to 5.5V domain (Max rating: 5.5V).