34VL02T/ST (TSSOP-8) — Schematic Symbol, IPC-7351B Footprint & 3D STEP Model

Q: What is the Pinout and operating voltage specification of 34VL02T/ST (TSSOP-8)?

Manufactured by MICROCHIP, the 34VL02T/ST is housed in a TSSOP-8 package with 8 pins and a 0.65 mm lead pitch, supporting a VCC supply range of 1.5V to 3.6V. Key pins include: 1 (A0: Multiplexed I/O & Peripheral Pin A0 (General)), 2 (A1: Multiplexed I/O & Peripheral Pin A1 (General)), 3 (A2: Multiplexed I/O & Peripheral Pin A2 (General)), 4 (VSS: Ground Reference Pin (VSS)), 5 (SDA: Multiplexed I/O & Peripheral Pin SDA (I2C)), 6 (SCL: Multiplexed I/O & Peripheral Pin SCL (I2C)).

Q: What are the IPC-7351B PCB Footprint dimensions for 34VL02T/ST?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), 34VL02T/ST (TSSOP-8) has a nominal body envelope of 4.40 × 3.00 mm, pitch e = 0.65 mm, and 8 copper pads.

Q: Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for 34VL02T/ST?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for 34VL02T/ST (MICROCHIP, TSSOP-8) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

1. SYMBOL

2. 2D FOOTPRINT

3. 3D CAD MODEL

Package Body: 3.00mm × 4.40mm · Pitch: 0.65mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (8/8)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D

Pin	Symbol	Type	Function (EN)
1	A0	I/O	Multiplexed I/O & Peripheral Pin A0 (General)
2	A1	I/O	Multiplexed I/O & Peripheral Pin A1 (General)
3	A2	I/O	Multiplexed I/O & Peripheral Pin A2 (General)
4	VSS	GND	Ground Reference Pin (VSS)
5	SDA	I/O	Multiplexed I/O & Peripheral Pin SDA (I2C)
6	SCL	I/O	Multiplexed I/O & Peripheral Pin SCL (I2C)
7	WP	I/O	Multiplexed I/O & Peripheral Pin WP (General)
8	VCC	Power	Power Supply Input (VCC — 1.5V to 3.6V)

PIN 1 A0

I/O

Multiplexed I/O & Peripheral Pin A0 (General)

Design note: ChipAddressInput

IPC-7351B Solder Density & Span C/G/Z Tuner

Extracted Drawings Gallery (6 Standard Drawings + 6 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen

1. Realistic 3D PackageREPRESENTATIVE

34VL02T/ST (TSSOP-8) - 1. Realistic 3D Package

Detailed solid 3D bodyExpand ›

2. Standard Pinout (Top View)CLEANROOM PINOUT

34VL02T/ST (TSSOP-8) - 2. Standard Pinout (Top View)

True package pinout (8 pins)Expand ›

3. Original Datasheet PinoutPDF PINOUT

34VL02T/ST (TSSOP-8) - 3. Original Datasheet Pinout

Uncropped datasheet pin diagramExpand ›

4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS

34VL02T/ST (TSSOP-8) - 4. Package Dimensions (D×E×A)

TSSOP-8 · 3.00×4.40mm · Pitch 0.65mmExpand ›

5. Recommended Land PatternLAND PATTERN

34VL02T/ST (TSSOP-8) - 5. Recommended Land Pattern

IPC-7351B Footprint (8 Pads)Expand ›

6. Application SchematicSCHEMATIC

34VL02T/ST (TSSOP-8) - 6. Application Schematic

Typical Application SchematicExpand ›

Original Datasheet Pinouts & Technical Drawings (6 figures · Page 1/1)

Showing 1–6 of 6 uncropped original figures for 34VL02T/ST

P1 · p01_fig02867×342px

P1 · p01_fig02P1

Datasheet Page 1 (p01_fig02)

P2 · p02_fig01867×955px

34VL02T/ST (TSSOP-8) — 34VL02 | Block Diagram | I/O Control Logic | Memory Control | Logic XDEC | HV Generator | Standard Array | Software write- | Write-Protect Circuitry | YDEC | VCC | VSS | Sense Amp. R/W Control | SDA SCL | A0 A1 A2 WP | protected area | (00h

P1 · p01_fig01All Packages in PDF

2K I2C™ Serial EEPROM Software Write-Protect

P15 · p15_fig01All Packages in PDF

34VL02

P19 · p19_fig01All Packages in PDF

34VL02

Technical Specifications & Part Details (34VL02T/ST)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)

Standard Electronic & Interconnect Component

Detailed Overview:34VL02T/ST (TSSOP-8) is a 8-pin standard electronic & interconnect component featuring a 3.00 × 4.40 × 1.20 mm mechanical envelope (lead pitch e = 0.65 mm). Rated for 1.5V to 3.6V supply operation across -20°C to +85°C with integrated I2C interfaces.

Operating Supply VoltageV_CC / V_DD

1.5V to 3.6V

Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins

Ambient Operating TemperatureT_A

-20°C to +85°C

Industrial temperature grade; T_J(max) = +125°C

Clock / RF Operating Frequencyf_CLK / f_RF

100 kHz

Extracted from authoritative PDF specification tables

Current & Power RatingI_OUT / I_CC

I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA

Observe per-pin absolute maximum current limits

Package Envelope (D × E × A)D × E × A

3.00 × 4.40 × 1.20 mm (A1=0.10 mm)

Package family: TSSOP (TSSOP-8)

Pin Count & Lead PitchN / e

8 Pins | Pitch e = 0.65 mm (25.6 mil)

Normalized to Center-to-Center Span C per IPC-7351B

Integrated Peripheral InterfacesBuses

I2C

Cross-linked with 4D Pinout & Schematic Symbol

Reflow & Moisture SensitivityIPC / MSL

IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3

60% windowed solder paste stencil on thermal EPAD

Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.

Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export

5/5 PASS

IEEE-315 Symbol8 auto-grouped pins

IPC-7351B Land Pattern8 pads · Pitch 0.65mm

IPC-7525 60% Solder PasteReflow 1:1 Standard

DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm

3D STEP AP214 & GLBAligned coordinate origin (0,0,0)

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet

5.00 PCB Verified

Mechanical Dimensions & Land Pattern (TSSOP-8)

Extracted from Datasheet & IPC-7351B Normalized

Package Body (D × E)Nominal

3.00 × 4.40 mm

Height (A) & Pitch (e)IPC-7351B

A=1.20mm · e=0.65mm

Pad Size (W × L)Level B

0.42 × 1.45 mm

Pins / Total PadsTopology

8P / 8Pad (DUAL_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives

DFM READY

Designator / Replacement MPN	Value / Package	Function & PCB Layout Rule
N/A BOM	Per application circuit TSSOP-8	Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — 34VL02T/ST (TSSOP-8)

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats

IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of 34VL02T/ST (TSSOP-8)?

Manufactured by MICROCHIP, the 34VL02T/ST is housed in a TSSOP-8 package with 8 pins and a 0.65 mm lead pitch, supporting a VCC supply range of 1.5V to 3.6V. Key pins include: 1 (A0: Multiplexed I/O & Peripheral Pin A0 (General)), 2 (A1: Multiplexed I/O & Peripheral Pin A1 (General)), 3 (A2: Multiplexed I/O & Peripheral Pin A2 (General)), 4 (VSS: Ground Reference Pin (VSS)), 5 (SDA: Multiplexed I/O & Peripheral Pin SDA (I2C)), 6 (SCL: Multiplexed I/O & Peripheral Pin SCL (I2C)).

What are the IPC-7351B PCB Footprint dimensions for 34VL02T/ST?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), 34VL02T/ST (TSSOP-8) has a nominal body envelope of 4.40 × 3.00 mm, pitch e = 0.65 mm, and 8 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for 34VL02T/ST?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for 34VL02T/ST (MICROCHIP, TSSOP-8) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (8 pins) & 34VL02T/ST Family VariantsExpand static table

Pin #	Signal Name	Electrical Type	Functional Description & Design Notes
1	A0	Digital_IO	Signal terminal A0 (I/O, 1.5V to 3.6V domain). Multiplexed alternate functions: A0. Supported peripheral buses: General.
2	A1	Digital_IO	Signal terminal A1 (I/O, 1.5V to 3.6V domain). Multiplexed alternate functions: A1. Supported peripheral buses: General.
3	A2	Digital_IO	Signal terminal A2 (I/O, 1.5V to 3.6V domain). Multiplexed alternate functions: A2. Supported peripheral buses: General.
4	VSS	GND	0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
5	SDA	Digital_IO	Signal terminal SDA (I/O, 1.5V to 3.6V domain). Multiplexed alternate functions: SDA. Supported peripheral buses: I2C.
6	SCL	Digital_IO	Signal terminal SCL (I/O, 1.5V to 3.6V domain). Multiplexed alternate functions: SCL. Supported peripheral buses: I2C.
7	WP	Digital_IO	Signal terminal WP (I/O, 1.5V to 3.6V domain). Multiplexed alternate functions: WP. Supported peripheral buses: General.
8	VCC	Power_In	Primary positive power supply input (VCC) operating in the 1.5V to 3.6V domain (Max rating: 3.6V).

4D Studio: 34VL02T/ST Permalink: /part/C2063789 MICROCHIP TSSOP-8 All Packages All Manufacturers