ChipDocs.org
⌘K
2284 PARTSUpload PDF
STM32F038G6U6TR (UFQFPN-28(4x4)) — Symbol, Footprint IPC-7351B & 3D STEP Model

STM32F038G6U6TR

STID: C2055212UFQFPN-28(4x4) · 28 Pins · Pitch 0.50mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · STM32F038G6U6TR (UFQFPN-28(4x4))1BOOT02PF0OSC IN -_3PF1OSC OUT -4NRST5VDDA6PA07PA18PA29PA310PA411PA512PA613PA714PB028PB727PB626PB525PB424PB323PA1522PA14 (SWCLK)21PA13 (SWDIO)20PA1019PA918PA817VDD16VSS15NPORGrid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.822.917.812.77.62.5-2.5-7.6-12.7-17.8-22.9mm
2. 2D FOOTPRINT
23456910111213161718192023242526271415222112887E=4.00mm · Pitch e=0.50mmD=4.00mm-4-3-2-10123443210-1-2-3-4mm
3. 3D CAD MODEL
Package Body: 4.00mm × 4.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (28/28)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1BOOT0IInput-Only Pin BOOT0 (General)
2PF0OSC IN -_ (PF0)I/OMultiplexed I/O & Peripheral Pin PF0OSC IN -_ (PF0) (RTC/CLK)
3PF1OSC OUT -_ (PF1)I/OMultiplexed I/O & Peripheral Pin PF1OSC OUT -_ (PF1) (RTC/CLK)
4NRSTISystem Enable & Hardware Reset (NRST)
5VDDAPowerPower Supply Input (VDDA — 3.3V VDD (Max 4.0V))
6PA0I/OMultiplexed I/O & Peripheral Pin PA0 (UART, ADC, PWM, RTC/CLK)
7PA1I/OMultiplexed I/O & Peripheral Pin PA1 (UART, ADC, PWM)
8PA2I/OMultiplexed I/O & Peripheral Pin PA2 (UART, ADC, PWM)
9PA3I/OMultiplexed I/O & Peripheral Pin PA3 (UART, ADC, PWM)
10PA4I/OMultiplexed I/O & Peripheral Pin PA4 (UART, SPI, ADC)
11PA5I/OMultiplexed I/O & Peripheral Pin PA5 (SPI, ADC, PWM)
12PA6I/OMultiplexed I/O & Peripheral Pin PA6 (SPI, ADC, PWM)
13PA7I/OMultiplexed I/O & Peripheral Pin PA7 (SPI, ADC, PWM)
14PB0I/OMultiplexed I/O & Peripheral Pin PB0 (ADC, PWM)
15NPORI/OMultiplexed I/O & Peripheral Pin NPOR (General)
16VSSGNDGround Reference Pin (VSS)
17VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
18PA8I/OMultiplexed I/O & Peripheral Pin PA8 (UART, PWM, RTC/CLK)
19PA9I/OMultiplexed I/O & Peripheral Pin PA9 (UART, I2C, PWM)
20PA10I/OMultiplexed I/O & Peripheral Pin PA10 (UART, I2C, PWM)
21PA13 (SWDIO)I/OMultiplexed I/O & Peripheral Pin PA13 (SWDIO) (SWD/JTAG)
22PA14 (SWCLK)I/OMultiplexed I/O & Peripheral Pin PA14 (SWCLK) (UART, SWD/JTAG)
23PA15I/OMultiplexed I/O & Peripheral Pin PA15 (UART, SPI)
24PB3I/OMultiplexed I/O & Peripheral Pin PB3 (SPI, PWM)
25PB4I/OMultiplexed I/O & Peripheral Pin PB4 (SPI, PWM)
26PB5I/OMultiplexed I/O & Peripheral Pin PB5 (SPI, I2C, PWM)
27PB6I/OMultiplexed I/O & Peripheral Pin PB6 (UART, I2C)
28PB7I/OMultiplexed I/O & Peripheral Pin PB7 (UART, I2C)
PIN 1 BOOT0
I
Input-Only Pin BOOT0 (General)
Design note: Alt: Bootmemoryselection
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 15 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: STM32F038G6U6TR (ST · UFQFPN-28(4x4))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
STM32F038G6U6TR (UFQFPN-28(4x4)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
STM32F038G6U6TR (UFQFPN-28(4x4)) - 2. Standard Pinout (Top View)
True package pinout (28 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
STM32F038G6U6TR (UFQFPN-28(4x4)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
STM32F038G6U6TR (UFQFPN-28(4x4)) - 4. Package Dimensions (D×E×A)
UFQFPN-28(4x4) · 4.00×4.00mm · Pitch 0.50mmExpand ›
5. Recommended Land PatternLAND PATTERN
STM32F038G6U6TR (UFQFPN-28(4x4)) - 5. Recommended Land Pattern
IPC-7351B Footprint (28 Pads)Expand ›
6. Application SchematicSCHEMATIC
STM32F038G6U6TR (UFQFPN-28(4x4)) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (15 figures · Page 1/2)
Showing 1–12 of 15 uncropped original figures for STM32F038
P1 · p01_fig02EXACT PACKAGE
STM32F038G6U6TR (UFQFPN-28(4x4)) — • All packages ECOPACK®2
• All packages ECOPACK®2
P24 · p24_fig01EXACT PACKAGE
STM32F038G6U6TR (UFQFPN-28(4x4)) — Figure 5. UFQFPN28 package pinout
Figure 5. UFQFPN28 package pinout
P26 · p26_fig01EXACT PACKAGE
STM32F038G6U6TR (UFQFPN-28(4x4)) — 26/102 DocID026079 Rev 5
26/102 DocID026079 Rev 5
P86 · p86_fig01EXACT PACKAGE
STM32F038G6U6TR (UFQFPN-28(4x4)) — Figure 36. UFQFPN28 package outline
Figure 36. UFQFPN28 package outline
P87 · p87_fig01EXACT PACKAGE
STM32F038G6U6TR (UFQFPN-28(4x4)) — Figure 37. Recommended footprint for UFQFPN28 package
Figure 37. Recommended footprint for UFQFPN28 package
P1 · p01_fig011126×502px
STM32F038G6U6TR (UFQFPN-28(4x4)) — • Power management - Digital and I/Os supply: VDD = 1.8 V ±8% - Analog supply: VDDA = from VDD to 3.6 V - Low power modes: Sleep, Stop - VBAT supply for RTC and backup registers
• Power management - Digital and I/Os supply: VDD = 1.8 V ±8% - Analog supply: VDDA = from VDD to 3.6 V - Low power modes: Sleep, Stop - VBAT supply for RTC and backup registers
P24 · p24_fig021546×967px
STM32F038G6U6TR (UFQFPN-28(4x4)) — Figure 6. WLCSP25 package pinout
Figure 6. WLCSP25 package pinout
P37 · p37_fig011546×1319px
STM32F038G6U6TR (UFQFPN-28(4x4)) — Figure 11. Power supply scheme
Figure 11. Power supply scheme
P37 · p37_fig01P37
STM32F038G6U6TR (UFQFPN-28(4x4)) — Datasheet Page 37 (p37_fig01)
Datasheet Page 37 (p37_fig01)
P55 · p55_fig011546×718px
STM32F038G6U6TR (UFQFPN-28(4x4)) — Figure 15. Typical application with an 8 MHz crystal
Figure 15. Typical application with an 8 MHz crystal
P72 · p72_fig011751×902px
STM32F038G6U6TR (UFQFPN-28(4x4)) — Figure 23. ADC accuracy characteristics
Figure 23. ADC accuracy characteristics
P72 · p72_fig021546×667px
STM32F038G6U6TR (UFQFPN-28(4x4)) — Figure 24. Typical connection diagram using the ADC
Figure 24. Typical connection diagram using the ADC
Page 1 / 2 (15 extracted figures)

Technical Specifications & Part Details (STM32F038G6U6TR)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Embedded Microcontroller Unit (MCU)
Detailed Overview:STM32F038G6U6TR (UFQFPN-28(4x4)) is a 28-pin embedded microcontroller unit (mcu) featuring a 4.00 × 4.00 × 0.55 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 3.0V ~ 3.6V (Typ 3.3V) supply operation across -40°C ~ +85°C (Industrial Grade) with integrated UART, SPI, I2C, I2S, ADC, PWM, JTAG / SWD, IrDA, RTC/CLK, SWD/JTAG interfaces.
Operating Supply VoltageV_CC / V_DD
3.0V ~ 3.6V (Typ 3.3V)
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
48 MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
13 5V-tolerant (FT) pins detected
Package Envelope (D × E × A)D × E × A
4.00 × 4.00 × 0.55 mm (A1=0.05 mm)
Package family: QFN (UFQFPN-28(4x4))
Pin Count & Lead PitchN / e
28 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
UART, SPI, I2C, I2S, ADC, PWM, JTAG / SWD, IrDA, RTC/CLK, SWD/JTAG
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Boot Strapping Pin Alert (BOOT0): Do not force conflicting external pull-ups/pull-downs during POR reset.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol28 auto-grouped pins
OK
IPC-7351B Land Pattern28 pads · Pitch 0.50mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (UFQFPN-28(4x4))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
4.00 × 4.00 mm
Height (A) & Pitch (e)IPC-7351B
A=0.55mm · e=0.50mm
Pad Size (W × L)Level B
0.30 × 0.70 mm
Pins / Total PadsTopology
28P / 28Pad (QUAD_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
UFQFPN-28(4x4)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — STM32F038G6U6TR (UFQFPN-28(4x4))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of STM32F038G6U6TR (UFQFPN-28(4x4))?

Manufactured by ST, the STM32F038G6U6TR is housed in a UFQFPN-28(4x4) package with 28 pins and a 0.50 mm lead pitch. Key pins include: 1 (BOOT0: Input-Only Pin BOOT0 (General)), 2 (PF0OSC IN -_ (PF0): Multiplexed I/O & Peripheral Pin PF0OSC IN -_ (PF0) (RTC/CLK)), 3 (PF1OSC OUT -_ (PF1): Multiplexed I/O & Peripheral Pin PF1OSC OUT -_ (PF1) (RTC/CLK)), 4 (NRST: System Enable & Hardware Reset (NRST)), 5 (VDDA: Power Supply Input (VDDA — 3.3V VDD (Max 4.0V))), 6 (PA0: Multiplexed I/O & Peripheral Pin PA0 (UART, ADC, PWM, RTC/CLK)).

What are the IPC-7351B PCB Footprint dimensions for STM32F038G6U6TR?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), STM32F038G6U6TR (UFQFPN-28(4x4)) has a nominal body envelope of 4.00 × 4.00 mm, pitch e = 0.50 mm, and 28 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for STM32F038G6U6TR?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for STM32F038G6U6TR (ST, UFQFPN-28(4x4)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (28 pins) & STM32F038 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1BOOT0Digital_IOSignal terminal BOOT0 (I, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: BOOT0. Supported peripheral buses: General.
2PF0OSC IN -_ (PF0)Digital_IOSignal terminal PF0OSC IN -_ (PF0) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PF0OSC IN -_ (PF0). Supported peripheral buses: RTC/CLK.
3PF1OSC OUT -_ (PF1)Digital_IOSignal terminal PF1OSC OUT -_ (PF1) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PF1OSC OUT -_ (PF1). Supported peripheral buses: RTC/CLK.
4NRSTDigital_IOActive-low hardware reset terminal (NRST): pulling this pin Low resets the processor core and peripherals.
5VDDAPower_InPrimary positive power supply input (VDDA) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
6PA0Digital_IOSignal terminal PA0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA0. Supported peripheral buses: UART, ADC, PWM, RTC/CLK.
7PA1Digital_IOSignal terminal PA1 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA1. Supported peripheral buses: UART, ADC, PWM.
8PA2Digital_IOSignal terminal PA2 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA2. Supported peripheral buses: UART, ADC, PWM.
9PA3Digital_IOSignal terminal PA3 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA3. Supported peripheral buses: UART, ADC, PWM.
10PA4Digital_IOSignal terminal PA4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_NSS. Supported peripheral buses: UART, SPI, ADC.
11PA5Digital_IOSignal terminal PA5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_SCK. Supported peripheral buses: SPI, ADC, PWM.
12PA6Digital_IOSignal terminal PA6 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_MISO. Supported peripheral buses: SPI, ADC, PWM.
13PA7Digital_IOSignal terminal PA7 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_MOSI. Supported peripheral buses: SPI, ADC, PWM.
14PB0Digital_IOSignal terminal PB0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB0. Supported peripheral buses: ADC, PWM.
15NPORDigital_IOSignal terminal NPOR (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: NPOR. Supported peripheral buses: General.
16VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
17VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
18PA8Digital_IOSignal terminal PA8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA8. Supported peripheral buses: UART, PWM, RTC/CLK.
19PA9Digital_IOSignal terminal PA9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SCL. Supported peripheral buses: UART, I2C, PWM.
20PA10Digital_IOSignal terminal PA10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SDA. Supported peripheral buses: UART, I2C, PWM.
21PA13 (SWDIO)Digital_IOSignal terminal PA13 (SWDIO) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA13 (SWDIO). Supported peripheral buses: SWD/JTAG.
22PA14 (SWCLK)Digital_IOSignal terminal PA14 (SWCLK) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA14 (SWCLK). Supported peripheral buses: UART, SWD/JTAG.
23PA15Digital_IOSignal terminal PA15 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_NSS. Supported peripheral buses: UART, SPI.
24PB3Digital_IOSignal terminal PB3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_SCK. Supported peripheral buses: SPI, PWM.
25PB4Digital_IOSignal terminal PB4 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MISO. Supported peripheral buses: SPI, PWM.
26PB5Digital_IOSignal terminal PB5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MOSI, I2C1_SMBA. Supported peripheral buses: SPI, I2C, PWM.
27PB6Digital_IOSignal terminal PB6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SCL. Supported peripheral buses: UART, I2C.
28PB7Digital_IOSignal terminal PB7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SDA. Supported peripheral buses: UART, I2C.
ExplorePartsPackagesMFRsUpload