ChipDocs.org
⌘K
2284 PARTSUpload PDF
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) — Symbol, Footprint IPC-7351B & 3D STEP Model

STM32L031E6Y6DTR

STID: C2055150WLCSP-25(2.1x2.5) · 25 Pins · Pitch 0.40mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · STM32L031E6Y6DTR (WLCSP-25(2.1x2.5))A1PA13A2PA14A3PB6A4PB7A5BOOT0B1PA9B2PB3B3PA4B4PA1B5PC14 - OSC32C1PA8C2PA10C3PA7E5PA0CK IN -_E4PA3E3PA6E2PB0E1VSSAD5NRSTD4PA2D3PA5D2PB1D1VDDC5PC15 - OSC32C4VDDAGrid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.822.917.812.77.62.5-2.5-7.6-12.7-17.8-22.9mm
2. 2D FOOTPRINT
A1B1C1D1E1A2B2C2D2E2A3B3C3D3E3A4B4C4D4E4A5B5C5D5E5E=2.10mm · Pitch e=0.40mmD=2.50mm-3-2-101233210-1-2-3mm
3. 3D CAD MODEL
Package Body: 2.10mm × 2.50mm · Pitch: 0.40mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (25/25)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
A1PA13I/OMultiplexed I/O & Peripheral Pin PA13 (SWD/JTAG)
A2PA14I/OMultiplexed I/O & Peripheral Pin PA14 (UART, I2C, SWD/JTAG)
A3PB6I/OMultiplexed I/O & Peripheral Pin PB6 (UART, I2C)
A4PB7I/OMultiplexed I/O & Peripheral Pin PB7 (UART, I2C)
A5BOOT0IInput-Only Pin BOOT0 (General)
B1PA9I/OMultiplexed I/O & Peripheral Pin PA9 (UART, I2C, RTC/CLK)
B2PB3I/OMultiplexed I/O & Peripheral Pin PB3 (SPI, PWM)
B3PA4I/OMultiplexed I/O & Peripheral Pin PA4 (UART, SPI, ADC)
B4PA1I/OMultiplexed I/O & Peripheral Pin PA1 (UART, I2C, ADC, PWM)
B5PC14 - OSC32_INI/OMultiplexed I/O & Peripheral Pin PC14 - OSC32_IN (RTC/CLK)
C1PA8I/OMultiplexed I/O & Peripheral Pin PA8 (UART, PWM, RTC/CLK)
C2PA10I/OMultiplexed I/O & Peripheral Pin PA10 (UART, I2C)
C3PA7I/OMultiplexed I/O & Peripheral Pin PA7 (UART, SPI, ADC)
C4VDDAPowerPower Supply Input (VDDA — 3.3V VDD (Max 4.0V))
C5PC15 - OSC32_OU TI/OMultiplexed I/O & Peripheral Pin PC15 - OSC32_OU T (RTC/CLK)
D1VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
D2PB1I/OMultiplexed I/O & Peripheral Pin PB1 (UART, SPI, ADC, PWM)
D3PA5I/OMultiplexed I/O & Peripheral Pin PA5 (SPI, ADC, PWM)
D4PA2I/OMultiplexed I/O & Peripheral Pin PA2 (UART, ADC, PWM, RTC/CLK)
D5NRSTISystem Enable & Hardware Reset (NRST)
E1VSSAGNDGround Reference Pin (VSSA)
E2PB0I/OMultiplexed I/O & Peripheral Pin PB0 (UART, SPI, ADC, PWM)
E3PA6I/OMultiplexed I/O & Peripheral Pin PA6 (UART, SPI, ADC)
E4PA3I/OMultiplexed I/O & Peripheral Pin PA3 (UART, ADC, PWM)
E5PA0CK IN -_I/OMultiplexed I/O & Peripheral Pin PA0CK IN -_ (UART, ADC, PWM, RTC/CLK)
PIN A1 PA13
I/O
Multiplexed I/O & Peripheral Pin PA13 (SWD/JTAG)
Design note: Alt: SWDIO , LPTIM1_ETR , LPUART1_RX
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 15 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: STM32L031E6Y6DTR (ST · WLCSP-25(2.1x2.5))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) - 2. Standard Pinout (Top View)
True package pinout (25 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) - 4. Package Dimensions (D×E×A)
WLCSP-25(2.1x2.5) · 2.10×2.50mm · Pitch 0.40mmExpand ›
5. Recommended Land PatternLAND PATTERN
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) - 5. Recommended Land Pattern
IPC-7351B Footprint (25 Pads)Expand ›
6. Application SchematicSCHEMATIC
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (15 figures · Page 1/2)
Showing 1–12 of 15 uncropped original figures for STM32L031
P1 · p01_fig01EXACT PACKAGE
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) — • 5x peripherals communication interface
• 5x peripherals communication interface
P38 · p38_fig01EXACT PACKAGE
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) — Figure 10. STM32L031x4/6 WLCSP25 pinout
Figure 10. STM32L031x4/6 WLCSP25 pinout
P112 · p112_fig01EXACT PACKAGE
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) — Figure 49. WLCSP25 - 2.097 x 2.493 mm, 0.400 mm pitch wafer level chip scale
Figure 49. WLCSP25 - 2.097 x 2.493 mm, 0.400 mm pitch wafer level chip scale
P113 · p113_fig01EXACT PACKAGE
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) — Figure 50. WLCSP25 - 2.097 x 2.493 mm, 0.400 mm pitch wafer level chip scale
Figure 50. WLCSP25 - 2.097 x 2.493 mm, 0.400 mm pitch wafer level chip scale
P124 · p124_fig01EXACT PACKAGE
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) — Revision history STM32L031x4/6
Revision history STM32L031x4/6
P34 · p34_fig011551×1077px
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) — Figure 3. STM32L031x4/6 UFQFPN48 9'' 966 3% 3% %227                 9''$ 3$   3$ 3$
Figure 3. STM32L031x4/6 UFQFPN48 9'' 966 3% 3% %227                 9''$ 3$   3$ 3$
P38 · p38_fig01P38
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) — Datasheet Page 38 (p38_fig01)
Datasheet Page 38 (p38_fig01)
P49 · p49_fig011751×1352px
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) — Figure 13. Power supply scheme
Figure 13. Power supply scheme
P49 · p49_fig021546×611px
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) — Figure 14. Current consumption measurement scheme
Figure 14. Current consumption measurement scheme
P49 · p49_fig01P49
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) — Datasheet Page 49 (p49_fig01)
Datasheet Page 49 (p49_fig01)
P88 · p88_fig011751×902px
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) — Figure 29. ADC accuracy characteristics
Figure 29. ADC accuracy characteristics
P88 · p88_fig021546×705px
STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) — Figure 30. Typical connection diagram using the ADC
Figure 30. Typical connection diagram using the ADC
Page 1 / 2 (15 extracted figures)

Technical Specifications & Part Details (STM32L031E6Y6DTR)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Embedded Microcontroller Unit (MCU)
Detailed Overview:STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) is a 25-pin embedded microcontroller unit (mcu) featuring a 2.50 × 2.10 × 0.56 mm mechanical envelope (lead pitch e = 0.40 mm). Rated for 1.65 V to 3.6 V supply operation across -40°C ~ +85°C (Industrial Grade) with integrated UART, SPI, I2C, ADC, IrDA, PWM, RTC/CLK, SWD/JTAG interfaces.
Operating Supply VoltageV_CC / V_DD
1.65 V to 3.6 V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
32 kHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
14 5V-tolerant (FT) pins detected
Package Envelope (D × E × A)D × E × A
2.50 × 2.10 × 0.56 mm (A1=0.17 mm)
Package family: WLCSP (WLCSP-25(2.1x2.5))
Pin Count & Lead PitchN / e
25 Pins | Pitch e = 0.40 mm (15.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
UART, SPI, I2C, ADC, IrDA, PWM, RTC/CLK, SWD/JTAG
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Boot Strapping Pin Alert (BOOT0): Do not force conflicting external pull-ups/pull-downs during POR reset.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol25 auto-grouped pins
OK
IPC-7351B Land Pattern25 pads · Pitch 0.40mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (WLCSP-25(2.1x2.5))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
2.50 × 2.10 mm
Height (A) & Pitch (e)IPC-7351B
A=0.56mm · e=0.40mm
Pad Size (W × L)Level B
0.20 × 0.20 mm
Pins / Total PadsTopology
25P / 25Pad (BGA_GRID)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
WLCSP-25(2.1x2.5)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — STM32L031E6Y6DTR (WLCSP-25(2.1x2.5))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of STM32L031E6Y6DTR (WLCSP-25(2.1x2.5))?

Manufactured by ST, the STM32L031E6Y6DTR is housed in a WLCSP-25(2.1x2.5) package with 25 pins and a 0.40 mm lead pitch, supporting a VCC supply range of 1.65 V to 3.6 V. Key pins include: A1 (PA13: Multiplexed I/O & Peripheral Pin PA13 (SWD/JTAG)), A2 (PA14: Multiplexed I/O & Peripheral Pin PA14 (UART, I2C, SWD/JTAG)), A3 (PB6: Multiplexed I/O & Peripheral Pin PB6 (UART, I2C)), A4 (PB7: Multiplexed I/O & Peripheral Pin PB7 (UART, I2C)), A5 (BOOT0: Input-Only Pin BOOT0 (General)), B1 (PA9: Multiplexed I/O & Peripheral Pin PA9 (UART, I2C, RTC/CLK)).

What are the IPC-7351B PCB Footprint dimensions for STM32L031E6Y6DTR?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), STM32L031E6Y6DTR (WLCSP-25(2.1x2.5)) has a nominal body envelope of 2.10 × 2.50 mm, pitch e = 0.40 mm, and 25 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for STM32L031E6Y6DTR?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for STM32L031E6Y6DTR (ST, WLCSP-25(2.1x2.5)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (25 pins) & STM32L031 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
A1PA13Digital_IOSignal terminal PA13 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA13. Supported peripheral buses: SWD/JTAG.
A2PA14Digital_IOSignal terminal PA14 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SMBA. Supported peripheral buses: UART, I2C, SWD/JTAG.
A3PB6Digital_IOSignal terminal PB6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SCL. Supported peripheral buses: UART, I2C.
A4PB7Digital_IOSignal terminal PB7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SDA. Supported peripheral buses: UART, I2C.
A5BOOT0Digital_IOSignal terminal BOOT0 (I, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: BOOT0. Supported peripheral buses: General.
B1PA9Digital_IOSignal terminal PA9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SCL. Supported peripheral buses: UART, I2C, RTC/CLK.
B2PB3Digital_IOSignal terminal PB3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_SCK. Supported peripheral buses: SPI, PWM.
B3PA4Digital_IOSignal terminal PA4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_NSS. Supported peripheral buses: UART, SPI, ADC.
B4PA1Digital_IOSignal terminal PA1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SMBA. Supported peripheral buses: UART, I2C, ADC, PWM.
B5PC14 - OSC32_INDigital_IOSignal terminal PC14 - OSC32_IN (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC14 - OSC32_IN. Supported peripheral buses: RTC/CLK.
C1PA8Digital_IOSignal terminal PA8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA8. Supported peripheral buses: UART, PWM, RTC/CLK.
C2PA10Digital_IOSignal terminal PA10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SDA. Supported peripheral buses: UART, I2C.
C3PA7Digital_IOSignal terminal PA7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MOSI. Supported peripheral buses: UART, SPI, ADC.
C4VDDAPower_InPrimary positive power supply input (VDDA) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
C5PC15 - OSC32_OU TDigital_IOSignal terminal PC15 - OSC32_OU T (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC15 - OSC32_OU T. Supported peripheral buses: RTC/CLK.
D1VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
D2PB1Digital_IOSignal terminal PB1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MOSI. Supported peripheral buses: UART, SPI, ADC, PWM.
D3PA5Digital_IOSignal terminal PA5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_SCK. Supported peripheral buses: SPI, ADC, PWM.
D4PA2Digital_IOSignal terminal PA2 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA2. Supported peripheral buses: UART, ADC, PWM, RTC/CLK.
D5NRSTDigital_IOActive-low hardware reset terminal (NRST): pulling this pin Low resets the processor core and peripherals.
E1VSSAGND0V electrical ground return terminal (VSSA) for internal core logic, I/O drivers, and analog sub-blocks.
E2PB0Digital_IOSignal terminal PB0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MISO. Supported peripheral buses: UART, SPI, ADC, PWM.
E3PA6Digital_IOSignal terminal PA6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MISO. Supported peripheral buses: UART, SPI, ADC.
E4PA3Digital_IOSignal terminal PA3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA3. Supported peripheral buses: UART, ADC, PWM.
E5PA0CK IN -_Digital_IOSignal terminal PA0CK IN -_ (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA0CK IN -_. Supported peripheral buses: UART, ADC, PWM, RTC/CLK.
ExplorePartsPackagesMFRsUpload