Mechanical Dimensions & Land Pattern (UQFN-36(5x5))
Extracted from Datasheet & IPC-7351B NormalizedRecommended Companion BOM & Drop-In Equivalents
Passive external components per reference schematic and 1:1 pin-compatible alternatives| Designator / Replacement MPN | Value / Package | Function & PCB Layout Rule |
|---|---|---|
| N/A BOM | Per application circuit UQFN-36(5x5) | Size power & signal trace widths for rated load current following IPC-2221 clearance rules. |
Technical Frequently Asked Questions (FAQ) — DSPIC33CK128MC503T-I/M5 (UQFN-36(5x5))
Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formatsWhat is the Pinout and operating voltage specification of DSPIC33CK128MC503T-I/M5 (UQFN-36(5x5))?
Manufactured by MICROCHIP, the DSPIC33CK128MC503T-I/M5 is housed in a UQFN-36(5x5) package with 37 pins and a 0.40 mm lead pitch, supporting a VCC supply range of 3V to 3.6V. Key pins include: 1 (Internal: Multiplexed I/O & Peripheral Pin Internal (General)), 2 (Internal: Multiplexed I/O & Peripheral Pin Internal (General)), 3 (MCLR#: Multiplexed I/O & Peripheral Pin MCLR# (General)), 4 (AN12/RP48/RC0: Multiplexed I/O & Peripheral Pin AN12/RP48/RC0 (General)), 5 (IO2: GPIO2 / RTC_GPIO2 / TOUCH2 / ADC1_CH1), 6 (Internal: Multiplexed I/O & Peripheral Pin Internal (General)).
What are the IPC-7351B PCB Footprint dimensions for DSPIC33CK128MC503T-I/M5?
Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), DSPIC33CK128MC503T-I/M5 (UQFN-36(5x5)) has a nominal body envelope of 5.00 × 5.00 mm, pitch e = 0.40 mm, and 41 copper pads plus a central exposed thermal pad (EPAD) of 3.70 × 3.70 mm with a 60% IPC-7525 windowed solder paste grid.
Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for DSPIC33CK128MC503T-I/M5?
You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for DSPIC33CK128MC503T-I/M5 (MICROCHIP, UQFN-36(5x5)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.
Static Reference Appendix: Pinout Table (37 pins) & DSPIC33CK128 Family VariantsExpand static table
| Pin # | Signal Name | Electrical Type | Functional Description & Design Notes |
|---|---|---|---|
| 1 | Internal | Digital_IO | Signal terminal Internal (I/O, 3V to 3.6V domain). Multiplexed alternate functions: Internal. Supported peripheral buses: General. |
| 2 | Internal | Digital_IO | Signal terminal Internal (I/O, 3V to 3.6V domain). Multiplexed alternate functions: Internal. Supported peripheral buses: General. |
| 3 | MCLR# | Digital_IO | Signal terminal MCLR# (I/O, 3V to 3.6V domain). Multiplexed alternate functions: MCLR#. Supported peripheral buses: General. |
| 4 | AN12/RP48/RC0 | Digital_IO | Signal terminal AN12/RP48/RC0 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: AN12/RP48/RC0. Supported peripheral buses: General. |
| 5 | IO2 | Digital_IO | GPIO2 / RTC_GPIO2 / TOUCH2 / ADC1_CH1 |
| 6 | Internal | Digital_IO | Signal terminal Internal (I/O, 3V to 3.6V domain). Multiplexed alternate functions: Internal. Supported peripheral buses: General. |
| 7 | Internal | Digital_IO | Signal terminal Internal (I/O, 3V to 3.6V domain). Multiplexed alternate functions: Internal. Supported peripheral buses: General. |
| 8 | DACOUT/AN3/CMP1C/RA3 | Analog | Signal terminal DACOUT/AN3/CMP1C/RA3 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: DACOUT/AN3/CMP1C/RA3. Supported peripheral buses: DAC. |
| 9 | OA3OUT/AN4/IBIAS3/RA4 | Digital_IO | Signal terminal OA3OUT/AN4/IBIAS3/RA4 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: OA3OUT/AN4/IBIAS3/RA4. Supported peripheral buses: General. |
| 10 | AVDD | Power_In | Primary positive power supply input (AVDD) operating in the 3V to 3.6V domain (Max rating: 3.6V). |
| 11 | Internal | Digital_IO | Signal terminal Internal (I/O, 3V to 3.6V domain). Multiplexed alternate functions: Internal. Supported peripheral buses: PWM. |
| 12 | Internal | Digital_IO | Signal terminal Internal (I/O, 3V to 3.6V domain). Multiplexed alternate functions: Internal. Supported peripheral buses: PWM. |
| 13 | Internal | Digital_IO | Signal terminal Internal (I/O, 3V to 3.6V domain). Multiplexed alternate functions: Internal. Supported peripheral buses: PWM. |
| 14 | VDD | Power_In | Primary positive power supply input (VDD) operating in the 3V to 3.6V domain (Max rating: 3.6V). |
| 15 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
| 16 | IO18 | Digital_IO | GPIO18 / RTC_GPIO18 / U1RXD / ADC2_CH7 / CLK_OUT3 |
| 17 | OSCI/CLKI/AN5/RP32/RB0 | Digital_IO | Signal terminal OSCI/CLKI/AN5/RP32/RB0 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: OSCI/CLKI/AN5/RP32/RB0. Supported peripheral buses: RTC/CLK. |
| 18 | OSCO/CLKO/AN6/RP33/RB1 | Digital_IO | Signal terminal OSCO/CLKO/AN6/RP33/RB1 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: OSCO/CLKO/AN6/RP33/RB1. Supported peripheral buses: RTC/CLK. |
| 19 | IO20 | Digital_IO | GPIO20 / RTC_GPIO20 / USB_D+ / U1CTS / ADC2_CH9 |
| 20 | IO9 | Digital_IO | GPIO9 / RTC_GPIO9 / TOUCH9 / ADC1_CH8 / FSPIHD |
| 21 | PGC2/OA2IN+/RP36/RB4 | Digital_IO | Signal terminal PGC2/OA2IN+/RP36/RB4 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: PGC2/OA2IN+/RP36/RB4. Supported peripheral buses: General. |
| 22 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
| 23 | VDD | Power_In | Primary positive power supply input (VDD) operating in the 3V to 3.6V domain (Max rating: 3.6V). |
| 24 | PGD3/RP37/RB5 | Digital_IO | Signal terminal PGD3/RP37/RB5 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: PGD3/RP37/RB5. Supported peripheral buses: General. |
| 25 | PGC3/RP38/RB6 | Digital_IO | Signal terminal PGC3/RP38/RB6 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: PGC3/RP38/RB6. Supported peripheral buses: General. |
| 26 | TDO/AN2/RP39/RB7 | Digital_IO | Signal terminal TDO/AN2/RP39/RB7 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: TDO/AN2/RP39/RB7. Supported peripheral buses: General. |
| 27 | IO47 | Digital_IO | GPIO47 / SPICLK_P_DIFF / SUBSPICLK_P_DIFF |
| 28 | IO33 | Digital_IO | GPIO33 / FSPIHD / SUBSPIHD / SPIIO4 |
| 29 | RP52/RC4 | Digital_IO | Signal terminal RP52/RC4 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: RP52/RC4. Supported peripheral buses: General. |
| 30 | RP53/RC5 | Digital_IO | Signal terminal RP53/RC5 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: RP53/RC5. Supported peripheral buses: General. |
| 31 | VSS | GND | 0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks. |
| 32 | PortPinRB0 | Digital_IO | Signal terminal PortPinRB0 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: PortPinRB0. Supported peripheral buses: General. |
| 33 | PortPinRB1 | Digital_IO | Signal terminal PortPinRB1 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: PortPinRB1. Supported peripheral buses: General. |
| 34 | PortPinRB2 | Digital_IO | Signal terminal PortPinRB2 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: PortPinRB2. Supported peripheral buses: General. |
| 35 | PortPinRB3 | Digital_IO | Signal terminal PortPinRB3 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: PortPinRB3. Supported peripheral buses: General. |
| 36 | PortPinRB4 | Digital_IO | Signal terminal PortPinRB4 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: PortPinRB4. Supported peripheral buses: General. |
| 37 | PortPinRB5 | Digital_IO | Signal terminal PortPinRB5 (I/O, 3V to 3.6V domain). Multiplexed alternate functions: PortPinRB5. Supported peripheral buses: General. |











