ChipDocs.org
⌘K
2284 PARTSUpload PDF
SY10E107JC-TR (PLCC-28(11.5x11.5)) — Symbol, Footprint IPC-7351B & 3D STEP Model

SY10E107JC-TR

MICROCHIPID: C19455602PLCC-28(11.5x11.5) · 28 Pins · Pitch 1.27mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · SY10E107JC-TR (PLCC-28(11.5x11.5))1VEE2D1a3D1b4D0a5D0b6VCCO7Q08Q0#9Q110Q1#11VCCO12Q213Q2#14Q328D2b27D2a26D3b25D3a24D4b23D4a22NC21VCCO20F19F#18Q4#17Q416VCC15Q3#Grid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.822.917.812.77.62.5-2.5-7.6-12.7-17.8-22.9mm
2. 2D FOOTPRINT
28272625242322212019181716151413121110987654321E=11.50mm · Pitch e=1.27mmD=11.50mm-10-8-6-4-202468101086420-2-4-6-8-10mm
3. 3D CAD MODEL
Package Body: 11.50mm × 11.50mm · Pitch: 1.27mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (28/28)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1VEEI/OMultiplexed I/O & Peripheral Pin VEE (General)
2D1aI/OMultiplexed I/O & Peripheral Pin D1a (General)
3D1bI/OMultiplexed I/O & Peripheral Pin D1b (General)
4D0aI/OMultiplexed I/O & Peripheral Pin D0a (General)
5D0bI/OMultiplexed I/O & Peripheral Pin D0b (General)
6VCCOPowerPower Supply Input (VCCO — 3.3V / 5.0V Standard Logic)
7Q0I/OMultiplexed I/O & Peripheral Pin Q0 (General)
8Q0#I/OMultiplexed I/O & Peripheral Pin Q0# (General)
9Q1I/OMultiplexed I/O & Peripheral Pin Q1 (General)
10Q1#I/OMultiplexed I/O & Peripheral Pin Q1# (General)
11VCCOPowerPower Supply Input (VCCO — 3.3V / 5.0V Standard Logic)
12Q2I/OMultiplexed I/O & Peripheral Pin Q2 (General)
13Q2#I/OMultiplexed I/O & Peripheral Pin Q2# (General)
14Q3I/OMultiplexed I/O & Peripheral Pin Q3 (General)
15Q3#I/OMultiplexed I/O & Peripheral Pin Q3# (General)
16VCCPowerPower Supply Input (VCC — 3.3V / 5.0V Standard Logic)
17Q4I/OMultiplexed I/O & Peripheral Pin Q4 (General)
18Q4#I/OMultiplexed I/O & Peripheral Pin Q4# (General)
19F#I/OMultiplexed I/O & Peripheral Pin F# (General)
20FI/OMultiplexed I/O & Peripheral Pin F (General)
21VCCOPowerPower Supply Input (VCCO — 3.3V / 5.0V Standard Logic)
22NCI/OMultiplexed I/O & Peripheral Pin NC (General)
23D4aI/OMultiplexed I/O & Peripheral Pin D4a (General)
24D4bI/OMultiplexed I/O & Peripheral Pin D4b (General)
25D3aI/OMultiplexed I/O & Peripheral Pin D3a (General)
26D3bI/OMultiplexed I/O & Peripheral Pin D3b (General)
27D2aI/OMultiplexed I/O & Peripheral Pin D2a (General)
28D2bI/OMultiplexed I/O & Peripheral Pin D2b (General)
PIN 1 VEE
I/O
Multiplexed I/O & Peripheral Pin VEE (General)
Design note: Signal terminal VEE (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: VEE. Supported peripheral buses: General.
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 5 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: SY10E107JC-TR (MICROCHIP · PLCC-28(11.5x11.5))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
SY10E107JC-TR (PLCC-28(11.5x11.5)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
SY10E107JC-TR (PLCC-28(11.5x11.5)) - 2. Standard Pinout (Top View)
True package pinout (28 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
SY10E107JC-TR (PLCC-28(11.5x11.5)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
SY10E107JC-TR (PLCC-28(11.5x11.5)) - 4. Package Dimensions (D×E×A)
PLCC-28(11.5x11.5) · 11.50×11.50mm · Pitch 1.27mmExpand ›
5. Recommended Land PatternLAND PATTERN
SY10E107JC-TR (PLCC-28(11.5x11.5)) - 5. Recommended Land Pattern
IPC-7351B Footprint (28 Pads)Expand ›
6. Application SchematicSCHEMATIC
SY10E107JC-TR (PLCC-28(11.5x11.5)) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (5 figures · Page 1/1)
Showing 1–5 of 5 uncropped original figures for SY10E107JC
P4 · p04_fig01EXACT PACKAGE
SY10E107JC-TR (PLCC-28(11.5x11.5)) — 4 | SY10E107 SY100E107 Micrel, Inc. | M9999-032006 hbwhelp@micrel.com or (408) 955-1690 | 28-PIN PLCC (J28-1) | Rev. 03 | MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA | Micrel reserves the right to change circuitry and specificati
4 | SY10E107 SY100E107 Micrel, Inc. | M9999-032006 hbwhelp@micrel.com or (408) 955-1690 | 28-PIN PLCC (J28-1) | Rev. 03 | MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA | Micrel reserves the right to change circuitry and specificati
P1 · p01_fig012039×2810px
SY10E107JC-TR (PLCC-28(11.5x11.5)) — 1 | SY10E107 SY100E107 Micrel, Inc. | M9999-032006 hbwhelp@micrel.com or (408) 955-1690 | I 600ps max. propagation delay I Extended 100E VEE range of -4.2V to -5.5V I True and complementary outputs I OR/NOR function outputs I Fully compatib
1 | SY10E107 SY100E107 Micrel, Inc. | M9999-032006 hbwhelp@micrel.com or (408) 955-1690 | I 600ps max. propagation delay I Extended 100E VEE range of -4.2V to -5.5V I True and complementary outputs I OR/NOR function outputs I Fully compatib
P1 · p01_fig01P1
SY10E107JC-TR (PLCC-28(11.5x11.5)) — Datasheet Page 1 (p01_fig01)
Datasheet Page 1 (p01_fig01)
P2 · p02_fig012044×2701px
SY10E107JC-TR (PLCC-28(11.5x11.5)) — 2 | SY10E107 SY100E107 Micrel, Inc. | M9999-032006 hbwhelp@micrel.com or (408) 955-1690 | PACKAGE/ORDERING INFORMATION | Ordering Information(1) | Package Operating Package Lead Part Number Type Range Marking Finish | SY10E107JC J28-1 Comme
2 | SY10E107 SY100E107 Micrel, Inc. | M9999-032006 hbwhelp@micrel.com or (408) 955-1690 | PACKAGE/ORDERING INFORMATION | Ordering Information(1) | Package Operating Package Lead Part Number Type Range Marking Finish | SY10E107JC J28-1 Comme
P3 · p03_fig012038×2701px
SY10E107JC-TR (PLCC-28(11.5x11.5)) — 3 | SY10E107 SY100E107 Micrel, Inc. | M9999-032006 hbwhelp@micrel.com or (408) 955-1690 | LOGIC EQUATION | F = (D0a ⊕ D0b) + (D1a ⊕ D1b) + (D2a ⊕ D2b) + (D3a ⊕ D3b) + (D4a ⊕ D4b) F = Q0 + Q1 + Q2 + Q3 + Q4 | VEE = VEE (Min.) to VEE (Max); V
3 | SY10E107 SY100E107 Micrel, Inc. | M9999-032006 hbwhelp@micrel.com or (408) 955-1690 | LOGIC EQUATION | F = (D0a ⊕ D0b) + (D1a ⊕ D1b) + (D2a ⊕ D2b) + (D3a ⊕ D3b) + (D4a ⊕ D4b) F = Q0 + Q1 + Q2 + Q3 + Q4 | VEE = VEE (Min.) to VEE (Max); V

Technical Specifications & Part Details (SY10E107JC-TR)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Standard Electronic & Interconnect Component
Detailed Overview:SY10E107JC-TR (PLCC-28(11.5x11.5)) is a 28-pin standard electronic & interconnect component featuring a 11.50 × 11.50 × 1.15 mm mechanical envelope (lead pitch e = 1.27 mm). Rated for 1.8V ~ 5.5V (Theo Datasheet) supply operation across -40°C ~ +85°C (Industrial Grade) with integrated Standard I/O / Passive interfaces.
Operating Supply VoltageV_CC / V_DD
1.8V ~ 5.5V (Theo Datasheet)
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
DC / Broadband Passive
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
11.50 × 11.50 × 1.15 mm (A1=0.03 mm)
Package family: LGA (PLCC-28(11.5x11.5))
Pin Count & Lead PitchN / e
28 Pins | Pitch e = 1.27 mm (50.0 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
Standard I/O / Passive
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol28 auto-grouped pins
OK
IPC-7351B Land Pattern28 pads · Pitch 1.27mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (PLCC-28(11.5x11.5))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
11.50 × 11.50 mm
Height (A) & Pitch (e)IPC-7351B
A=1.15mm · e=1.27mm
Pad Size (W × L)Level B
0.76 × 2.03 mm
Pins / Total PadsTopology
28P / 28Pad (LGA_ARRAY)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
PLCC-28(11.5x11.5)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — SY10E107JC-TR (PLCC-28(11.5x11.5))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of SY10E107JC-TR (PLCC-28(11.5x11.5))?

Manufactured by MICROCHIP, the SY10E107JC-TR is housed in a PLCC-28(11.5x11.5) package with 28 pins and a 1.27 mm lead pitch. Key pins include: 1 (VEE: Multiplexed I/O & Peripheral Pin VEE (General)), 2 (D1a: Multiplexed I/O & Peripheral Pin D1a (General)), 3 (D1b: Multiplexed I/O & Peripheral Pin D1b (General)), 4 (D0a: Multiplexed I/O & Peripheral Pin D0a (General)), 5 (D0b: Multiplexed I/O & Peripheral Pin D0b (General)), 6 (VCCO: Power Supply Input (VCCO — 3.3V / 5.0V Standard Logic)).

What are the IPC-7351B PCB Footprint dimensions for SY10E107JC-TR?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), SY10E107JC-TR (PLCC-28(11.5x11.5)) has a nominal body envelope of 11.50 × 11.50 mm, pitch e = 1.27 mm, and 28 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for SY10E107JC-TR?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for SY10E107JC-TR (MICROCHIP, PLCC-28(11.5x11.5)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (28 pins) & SY10E107JC Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1VEEDigital_IOSignal terminal VEE (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: VEE. Supported peripheral buses: General.
2D1aDigital_IOSignal terminal D1a (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: D1a. Supported peripheral buses: General.
3D1bDigital_IOSignal terminal D1b (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: D1b. Supported peripheral buses: General.
4D0aDigital_IOSignal terminal D0a (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: D0a. Supported peripheral buses: General.
5D0bDigital_IOSignal terminal D0b (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: D0b. Supported peripheral buses: General.
6VCCOPower_InPrimary positive power supply input (VCCO) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
7Q0Digital_IOSignal terminal Q0 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Q0. Supported peripheral buses: General.
8Q0#Digital_IOSignal terminal Q0# (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Q0#. Supported peripheral buses: General.
9Q1Digital_IOSignal terminal Q1 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Q1. Supported peripheral buses: General.
10Q1#Digital_IOSignal terminal Q1# (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Q1#. Supported peripheral buses: General.
11VCCOPower_InPrimary positive power supply input (VCCO) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
12Q2Digital_IOSignal terminal Q2 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Q2. Supported peripheral buses: General.
13Q2#Digital_IOSignal terminal Q2# (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Q2#. Supported peripheral buses: General.
14Q3Digital_IOSignal terminal Q3 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Q3. Supported peripheral buses: General.
15Q3#Digital_IOSignal terminal Q3# (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Q3#. Supported peripheral buses: General.
16VCCPower_InPrimary positive power supply input (VCC) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
17Q4Digital_IOSignal terminal Q4 (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Q4. Supported peripheral buses: General.
18Q4#Digital_IOSignal terminal Q4# (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: Q4#. Supported peripheral buses: General.
19F#Digital_IOSignal terminal F# (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: F#. Supported peripheral buses: General.
20FDigital_IOSignal terminal F (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: F. Supported peripheral buses: General.
21VCCOPower_InPrimary positive power supply input (VCCO) operating in the 3.3V / 5.0V Standard Logic domain (Max rating: 5.5V).
22NCNCSignal terminal NC (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: NC. Supported peripheral buses: General.
23D4aDigital_IOSignal terminal D4a (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: D4a. Supported peripheral buses: General.
24D4bDigital_IOSignal terminal D4b (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: D4b. Supported peripheral buses: General.
25D3aDigital_IOSignal terminal D3a (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: D3a. Supported peripheral buses: General.
26D3bDigital_IOSignal terminal D3b (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: D3b. Supported peripheral buses: General.
27D2aDigital_IOSignal terminal D2a (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: D2a. Supported peripheral buses: General.
28D2bDigital_IOSignal terminal D2b (I/O, 3.3V / 5.0V Standard Logic domain). Multiplexed alternate functions: D2b. Supported peripheral buses: General.
ExplorePartsPackagesMFRsUpload