Mechanical Dimensions & Land Pattern (PDIP-8)
Extracted from Datasheet & IPC-7351B NormalizedRecommended Companion BOM & Drop-In Equivalents
Passive external components per reference schematic and 1:1 pin-compatible alternatives| Designator / Replacement MPN | Value / Package | Function & PCB Layout Rule |
|---|---|---|
| N/A BOM | Per application circuit PDIP-8 | Size power & signal trace widths for rated load current following IPC-2221 clearance rules. |
Technical Frequently Asked Questions (FAQ) — AT25040A-10PI-2.7 (PDIP-8)
Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formatsWhat is the Pinout and operating voltage specification of AT25040A-10PI-2.7 (PDIP-8)?
Manufactured by MICROCHIP, the AT25040A-10PI-2.7 is housed in a PDIP-8 package with 8 pins and a 2.54 mm lead pitch, supporting a VCC supply range of 2.7V to 5.5V. Key pins include: 1 (CS#: Multiplexed I/O & Peripheral Pin CS# (General)), 2 (SO: Multiplexed I/O & Peripheral Pin SO (General)), 3 (WP#: Multiplexed I/O & Peripheral Pin WP# (General)), 4 (GND: Ground Reference Pin (GND)), 5 (SI: Multiplexed I/O & Peripheral Pin SI (General)), 6 (SCK: Multiplexed I/O & Peripheral Pin SCK (SPI)).
What are the IPC-7351B PCB Footprint dimensions for AT25040A-10PI-2.7?
Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), AT25040A-10PI-2.7 (PDIP-8) has a nominal body envelope of 6.35 × 9.62 mm, pitch e = 2.54 mm, and 8 copper pads.
Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for AT25040A-10PI-2.7?
You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for AT25040A-10PI-2.7 (MICROCHIP, PDIP-8) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.
Static Reference Appendix: Pinout Table (8 pins) & AT25020 / AT25040 Family VariantsExpand static table
| Pin # | Signal Name | Electrical Type | Functional Description & Design Notes |
|---|---|---|---|
| 1 | CS# | Digital_IO | Signal terminal CS# (I/O, 2.7V to 5.5V domain). Multiplexed alternate functions: CS#. Supported peripheral buses: General. |
| 2 | SO | Digital_IO | Signal terminal SO (I/O, 2.7V to 5.5V domain). Multiplexed alternate functions: SO. Supported peripheral buses: General. |
| 3 | WP# | Digital_IO | Signal terminal WP# (I/O, 2.7V to 5.5V domain). Multiplexed alternate functions: WP#. Supported peripheral buses: General. |
| 4 | GND | GND | 0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks. |
| 5 | SI | Digital_IO | Signal terminal SI (I/O, 2.7V to 5.5V domain). Multiplexed alternate functions: SI. Supported peripheral buses: General. |
| 6 | SCK | Digital_IO | Signal terminal SCK (I/O, 2.7V to 5.5V domain). Multiplexed alternate functions: SCK. Supported peripheral buses: SPI. |
| 7 | HOLD# | Digital_IO | Signal terminal HOLD# (I/O, 2.7V to 5.5V domain). Multiplexed alternate functions: HOLD#. Supported peripheral buses: General. |
| 8 | VCC | Power_In | Primary positive power supply input (VCC) operating in the 2.7V to 5.5V domain (Max rating: 5.5V). |







