ChipDocs.org
⌘K
2284 PARTSUpload PDF
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) — Symbol, Footprint IPC-7351B & 3D STEP Model

STM32L4Q5VGY6PTR

STWLCSP-100(4.1x4.6) · 100 Pins · Pitch 0.40mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6))A1VDDUSBA2PA15A3PD1A4VDDA5PG10A6VDDIO2A7PB6A8PB9A9VSSA10VDDB1VSSB2PA14B3PD0B4PD4B5PG9B6PG12B7PB5B8PB8B9PE2B10PE3C1PA12C2PA13 (JTMS/SC3PC11C4PC12C5PD7C6PB3C7PB4C8PE4C9PC13C10VBATD1PA11D2PA10D3PA9D4PC10D5PD6D6PG11D7PB7D8PE5D9VSSD10PC14 - OSC32E1PC8E2PC9E3PA8E4PD2E5PD5E6PH3-BOOT0E7PE6E8NRSTE9VDDE10IOE10K10VSSK9PA6K8PC5K7PB1K6PE7K5PE8K4PE11K3PB10K2VSSK1VDDJ10VDDAJ9PA3J8VDDJ7PA7J6PB0J5PE9J4PE14J3PB11J2PB13J1PB12H10PC2H9VSSAH8PA1H7PA2H6PC4H5PE10H4PE15H3PD8H2PB14H1PB15G10PH1 - OSC_OUG9PA0G8VREF -G7VREF+G6PA5G5PE12G4PE13G3PD14G2PD9G1PD10F10PH0OSC IN -_F9PC0F8PC1F7PC3F6PA4F5PB2F4PD15F3PC7F2PC6F1VDDGrid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.868.663.558.453.348.343.238.133.027.922.917.812.77.62.5-2.5-7.6-12.7-17.8-22.9-27.9-33.0-38.1-43.2-48.3-53.3-58.4-63.5-68.6mm
2. 2D FOOTPRINT
A1B1C1D1E1F1G1H1J1K1A2B2C2D2E2F2G2H2J2K2A3B3C3D3E3F3G3H3J3K3A4B4C4D4E4F4G4H4J4K4A5B5C5D5E5F5G5H5J5K5A6B6C6D6E6F6G6H6J6K6A7B7C7D7E7F7G7H7J7K7A8B8C8D8E8F8G8H8J8K8A9B9C9D9E9F9G9H9J9K9A10B10C10D10E10F10G10H10J10K10E=4.10mm · Pitch e=0.40mmD=4.60mm-4-3-2-10123443210-1-2-3-4mm
3. 3D CAD MODEL
Package Body: 4.10mm × 4.60mm · Pitch: 0.40mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (100/100)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
A1VDDUSBPowerPower Supply Input (VDDUSB — 3.3V VDD (Max 4.0V))
A2PA15I/OMultiplexed I/O & Peripheral Pin PA15 (General)
A3PD1I/OMultiplexed I/O & Peripheral Pin PD1 (General)
A4VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
A5PG10I/OMultiplexed I/O & Peripheral Pin PG10 (General)
A6VDDIO2PowerPower Supply Input (VDDIO2 — 3.3V VDD (Max 4.0V))
A7PB6I/OMultiplexed I/O & Peripheral Pin PB6 (General)
A8PB9I/OMultiplexed I/O & Peripheral Pin PB9 (General)
A9VSSGNDGround Reference Pin (VSS)
A10VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
B1VSSGNDGround Reference Pin (VSS)
B2PA14I/OMultiplexed I/O & Peripheral Pin PA14 (General)
B3PD0I/OMultiplexed I/O & Peripheral Pin PD0 (General)
B4PD4I/OMultiplexed I/O & Peripheral Pin PD4 (General)
B5PG9I/OMultiplexed I/O & Peripheral Pin PG9 (General)
B6PG12I/OMultiplexed I/O & Peripheral Pin PG12 (General)
B7PB5I/OMultiplexed I/O & Peripheral Pin PB5 (General)
B8PB8I/OMultiplexed I/O & Peripheral Pin PB8 (General)
B9PE2I/OMultiplexed I/O & Peripheral Pin PE2 (General)
B10PE3I/OMultiplexed I/O & Peripheral Pin PE3 (General)
C1PA12I/OMultiplexed I/O & Peripheral Pin PA12 (UART, CAN)
C2PA13 (JTMS/SWDI O)I/OMultiplexed I/O & Peripheral Pin PA13 (JTMS/SWDI O) (SWD/JTAG)
C3PC11I/OMultiplexed I/O & Peripheral Pin PC11 (General)
C4PC12I/OMultiplexed I/O & Peripheral Pin PC12 (General)
C5PD7I/OMultiplexed I/O & Peripheral Pin PD7 (General)
C6PB3I/OMultiplexed I/O & Peripheral Pin PB3 (General)
C7PB4I/OMultiplexed I/O & Peripheral Pin PB4 (General)
C8PE4I/OMultiplexed I/O & Peripheral Pin PE4 (General)
C9PC13I/OMultiplexed I/O & Peripheral Pin PC13 (RTC/CLK)
C10VBATPowerPower Supply Input (VBAT — 3.3V VDD (Max 4.0V))
D1PA11I/OMultiplexed I/O & Peripheral Pin PA11 (UART, SPI, PWM, CAN)
D2PA10I/OMultiplexed I/O & Peripheral Pin PA10 (UART, PWM)
D3PA9I/OMultiplexed I/O & Peripheral Pin PA9 (UART, PWM)
D4PC10I/OMultiplexed I/O & Peripheral Pin PC10 (General)
D5PD6I/OMultiplexed I/O & Peripheral Pin PD6 (General)
D6PG11I/OMultiplexed I/O & Peripheral Pin PG11 (General)
D7PB7I/OMultiplexed I/O & Peripheral Pin PB7 (General)
D8PE5I/OMultiplexed I/O & Peripheral Pin PE5 (SPI)
D9VSSGNDGround Reference Pin (VSS)
D10PC14 - OSC32_IN (PC14)I/OMultiplexed I/O & Peripheral Pin PC14 - OSC32_IN (PC14) (RTC/CLK)
E1PC8I/OMultiplexed I/O & Peripheral Pin PC8 (PWM)
E2PC9I/OMultiplexed I/O & Peripheral Pin PC9 (I2C, PWM)
E3PA8I/OMultiplexed I/O & Peripheral Pin PA8 (SPI, RTC/CLK)
E4PD2I/OMultiplexed I/O & Peripheral Pin PD2 (General)
E5PD5I/OMultiplexed I/O & Peripheral Pin PD5 (General)
E6PH3-BOOT0I/OMultiplexed I/O & Peripheral Pin PH3-BOOT0 (General)
E7PE6I/OMultiplexed I/O & Peripheral Pin PE6 (I2C, RTC/CLK)
E8NRSTISystem Enable & Hardware Reset (NRST)
E9VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
E10IOE10I/OGeneral Purpose Digital I/O Pin IOE10
F1VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
F2PC6I/OMultiplexed I/O & Peripheral Pin PC6 (PWM)
F3PC7I/OMultiplexed I/O & Peripheral Pin PC7 (PWM)
F4PD15I/OMultiplexed I/O & Peripheral Pin PD15 (PWM)
F5PB2I/OMultiplexed I/O & Peripheral Pin PB2 (I2C, RTC/CLK)
F6PA4I/OMultiplexed I/O & Peripheral Pin PA4 (UART, SPI, ADC, DAC)
F7PC3I/OMultiplexed I/O & Peripheral Pin PC3 (SPI, ADC)
F8PC1I/OMultiplexed I/O & Peripheral Pin PC1 (SPI, I2C, ADC)
F9PC0I/OMultiplexed I/O & Peripheral Pin PC0 (ADC)
F10PH0OSC IN -_ (PH0)I/OMultiplexed I/O & Peripheral Pin PH0OSC IN -_ (PH0) (RTC/CLK)
G1PD10I/OMultiplexed I/O & Peripheral Pin PD10 (UART, SPI)
G2PD9I/OMultiplexed I/O & Peripheral Pin PD9 (UART)
G3PD14I/OMultiplexed I/O & Peripheral Pin PD14 (PWM)
G4PE13I/OMultiplexed I/O & Peripheral Pin PE13 (PWM)
G5PE12I/OMultiplexed I/O & Peripheral Pin PE12 (PWM)
G6PA5I/OMultiplexed I/O & Peripheral Pin PA5 (SPI, ADC, DAC, PWM)
G7VREF+AnalogMultiplexed I/O & Peripheral Pin VREF+ (General)
G8VREF -AnalogMultiplexed I/O & Peripheral Pin VREF - (General)
G9PA0I/OMultiplexed I/O & Peripheral Pin PA0 (UART, ADC, PWM, RTC/CLK)
G10PH1 - OSC_OUT (PH1)I/OMultiplexed I/O & Peripheral Pin PH1 - OSC_OUT (PH1) (RTC/CLK)
H1PB15I/OMultiplexed I/O & Peripheral Pin PB15 (PWM, RTC/CLK)
H2PB14I/OMultiplexed I/O & Peripheral Pin PB14 (UART, I2C, PWM)
H3PD8I/OMultiplexed I/O & Peripheral Pin PD8 (UART)
H4PE15I/OMultiplexed I/O & Peripheral Pin PE15 (General)
H5PE10I/OMultiplexed I/O & Peripheral Pin PE10 (General)
H6PC4I/OMultiplexed I/O & Peripheral Pin PC4 (UART, ADC)
H7PA2I/OMultiplexed I/O & Peripheral Pin PA2 (UART, ADC, PWM)
H8PA1I/OMultiplexed I/O & Peripheral Pin PA1 (UART, I2C, ADC, PWM)
H9VSSAGNDGround Reference Pin (VSSA)
H10PC2I/OMultiplexed I/O & Peripheral Pin PC2 (ADC)
J1PB12I/OMultiplexed I/O & Peripheral Pin PB12 (UART, SPI)
J2PB13I/OMultiplexed I/O & Peripheral Pin PB13 (UART, SPI, PWM)
J3PB11I/OMultiplexed I/O & Peripheral Pin PB11 (I2C, PWM)
J4PE14I/OMultiplexed I/O & Peripheral Pin PE14 (SPI, PWM)
J5PE9I/OMultiplexed I/O & Peripheral Pin PE9 (PWM)
J6PB0I/OMultiplexed I/O & Peripheral Pin PB0 (UART, ADC, PWM)
J7PA7I/OMultiplexed I/O & Peripheral Pin PA7 (SPI, ADC, PWM)
J8VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
J9PA3I/OMultiplexed I/O & Peripheral Pin PA3 (ADC, PWM)
J10VDDAPowerPower Supply Input (VDDA — 3.3V VDD (Max 4.0V))
K1VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
K2VSSGNDGround Reference Pin (VSS)
K3PB10I/OMultiplexed I/O & Peripheral Pin PB10 (UART, SPI, I2C, PWM)
K4PE11I/OMultiplexed I/O & Peripheral Pin PE11 (General)
K5PE8I/OMultiplexed I/O & Peripheral Pin PE8 (PWM)
K6PE7I/OMultiplexed I/O & Peripheral Pin PE7 (General)
K7PB1I/OMultiplexed I/O & Peripheral Pin PB1 (UART, ADC, PWM)
K8PC5I/OMultiplexed I/O & Peripheral Pin PC5 (UART, ADC)
K9PA6I/OMultiplexed I/O & Peripheral Pin PA6 (UART, SPI, ADC)
K10VSSGNDGround Reference Pin (VSS)
PIN A1 VDDUSB
Power
Power Supply Input (VDDUSB — 3.3V VDD (Max 4.0V))
Design note: Primary positive power supply input (VDDUSB) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 31 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: STM32L4Q5VGY6PTR (ST · WLCSP-100(4.1x4.6))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) - 2. Standard Pinout (Top View)
True package pinout (100 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) - 4. Package Dimensions (D×E×A)
WLCSP-100(4.1x4.6) · 4.10×4.60mm · Pitch 0.40mmExpand ›
5. Recommended Land PatternLAND PATTERN
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) - 5. Recommended Land Pattern
IPC-7351B Footprint (100 Pads)Expand ›
6. Application SchematicSCHEMATIC
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (31 figures · Page 1/3)
Showing 1–12 of 31 uncropped original figures for STM32L4Q5VGY / STM32L4Q5AGI / STM32L4Q5CGT
P66 · p66_fig01EXACT PACKAGE
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) — Figure 11. STM32L4Q5Vxxx WLCSP100 ballout(1) 1 2 3 4 5 6 7 8 9 10 VDDUSB PA15 PD1 VDD PG10 VDDIO2 PB6 PB9 VSS VDD VSS PA14 PD0 PD4 PG9 PG12 PB5 PB8 PE2 PE3
Figure 11. STM32L4Q5Vxxx WLCSP100 ballout(1) 1 2 3 4 5 6 7 8 9 10 VDDUSB PA15 PD1 VDD PG10 VDDIO2 PB6 PB9 VSS VDD VSS PA14 PD0 PD4 PG9 PG12 PB5 PB8 PE2 PE3
P267 · p267_fig01EXACT PACKAGE
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) — Figure 75. WLCSP100 outline
Figure 75. WLCSP100 outline
P268 · p268_fig01EXACT PACKAGE
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) — Figure 76. WLCSP100 recommended footprint
Figure 76. WLCSP100 recommended footprint
P269 · p269_fig01EXACT PACKAGE
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) — Figure 77. WLCSP100 marking (package top view)
Figure 77. WLCSP100 marking (package top view)
P1 · p01_fig011751×722px
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) — • 2.95 μA Stop 2 with RTC
• 2.95 μA Stop 2 with RTC
P63 · p63_fig011557×1031px
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) — Figure 7. STM32L4Q5Cxxx LQFP48 pinout(1)
Figure 7. STM32L4Q5Cxxx LQFP48 pinout(1)
P63 · p63_fig021546×1319px
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) — 10
10
P63 · p63_fig02P63
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) — Datasheet Page 63 (p63_fig02)
Datasheet Page 63 (p63_fig02)
P66 · p66_fig021549×1284px
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) — H
H
P120 · p120_fig011549×1746px
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) — Figure 17. STM32L4Q5xx power supply scheme
Figure 17. STM32L4Q5xx power supply scheme
P120 · p120_fig01P120
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) — Datasheet Page 120 (p120_fig01)
Datasheet Page 120 (p120_fig01)
P164 · p164_fig011546×702px
STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) — Figure 22. Typical application with an 8 MHz crystal
Figure 22. Typical application with an 8 MHz crystal
Page 1 / 3 (31 extracted figures)

Technical Specifications & Part Details (STM32L4Q5VGY6PTR)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Embedded Microcontroller Unit (MCU)
Detailed Overview:STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) is a 100-pin embedded microcontroller unit (mcu) featuring a 4.60 × 4.10 × 0.55 mm mechanical envelope (lead pitch e = 0.40 mm). Rated for 1.71 V to 3.6 V supply operation across -40°C ~ +85°C (Industrial Grade) with integrated USB, SPI, I2C, ADC, DAC, JTAG / SWD, IrDA, CAN, PWM, RTC/CLK, SWD/JTAG, UART interfaces.
Operating Supply VoltageV_CC / V_DD
1.71 V to 3.6 V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
120 MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
53 5V-tolerant (FT) pins detected
Package Envelope (D × E × A)D × E × A
4.60 × 4.10 × 0.55 mm (A1=0.17 mm)
Package family: WLCSP (WLCSP-100(4.1x4.6))
Pin Count & Lead PitchN / e
100 Pins | Pitch e = 0.40 mm (15.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
USB, SPI, I2C, ADC, DAC, JTAG / SWD, IrDA, CAN, PWM, RTC/CLK, SWD/JTAG, UART
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Boot Strapping Pin Alert (PH3-BOOT0): Do not force conflicting external pull-ups/pull-downs during POR reset.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol100 auto-grouped pins
OK
IPC-7351B Land Pattern100 pads · Pitch 0.40mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified
IPC-7351B

Family Variants & Same Datasheet Chips — STM32L4Q5VGY / STM32L4Q5AGI / STM32L4Q5CGT (10)

Select package variant or sibling MPN sharing this datasheet

Mechanical Dimensions & Land Pattern (WLCSP-100(4.1x4.6))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
4.60 × 4.10 mm
Height (A) & Pitch (e)IPC-7351B
A=0.55mm · e=0.40mm
Pad Size (W × L)Level B
0.20 × 0.20 mm
Pins / Total PadsTopology
100P / 100Pad (BGA_GRID)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
WLCSP-100(4.1x4.6)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6))?

Manufactured by ST, the STM32L4Q5VGY6PTR is housed in a WLCSP-100(4.1x4.6) package with 100 pins and a 0.40 mm lead pitch, supporting a VCC supply range of 1.71 V to 3.6 V. Key pins include: A1 (VDDUSB: Power Supply Input (VDDUSB — 3.3V VDD (Max 4.0V))), A2 (PA15: Multiplexed I/O & Peripheral Pin PA15 (General)), A3 (PD1: Multiplexed I/O & Peripheral Pin PD1 (General)), A4 (VDD: Power Supply Input (VDD — 3.3V VDD (Max 4.0V))), A5 (PG10: Multiplexed I/O & Peripheral Pin PG10 (General)), A6 (VDDIO2: Power Supply Input (VDDIO2 — 3.3V VDD (Max 4.0V))).

What are the IPC-7351B PCB Footprint dimensions for STM32L4Q5VGY6PTR?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), STM32L4Q5VGY6PTR (WLCSP-100(4.1x4.6)) has a nominal body envelope of 4.10 × 4.60 mm, pitch e = 0.40 mm, and 100 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for STM32L4Q5VGY6PTR?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for STM32L4Q5VGY6PTR (ST, WLCSP-100(4.1x4.6)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (100 pins) & STM32L4Q5VGY / STM32L4Q5AGI / STM32L4Q5CGT Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
A1VDDUSBPower_InPrimary positive power supply input (VDDUSB) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
A2PA15Digital_IOSignal terminal PA15 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA15. Supported peripheral buses: General.
A3PD1Digital_IOSignal terminal PD1 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD1. Supported peripheral buses: General.
A4VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
A5PG10Digital_IOSignal terminal PG10 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG10. Supported peripheral buses: General.
A6VDDIO2Power_InPrimary positive power supply input (VDDIO2) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
A7PB6Digital_IOSignal terminal PB6 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB6. Supported peripheral buses: General.
A8PB9Digital_IOSignal terminal PB9 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB9. Supported peripheral buses: General.
A9VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
A10VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
B1VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
B2PA14Digital_IOSignal terminal PA14 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA14. Supported peripheral buses: General.
B3PD0Digital_IOSignal terminal PD0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD0. Supported peripheral buses: General.
B4PD4Digital_IOSignal terminal PD4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD4. Supported peripheral buses: General.
B5PG9Digital_IOSignal terminal PG9 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG9. Supported peripheral buses: General.
B6PG12Digital_IOSignal terminal PG12 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG12. Supported peripheral buses: General.
B7PB5Digital_IOSignal terminal PB5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB5. Supported peripheral buses: General.
B8PB8Digital_IOSignal terminal PB8 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB8. Supported peripheral buses: General.
B9PE2Digital_IOSignal terminal PE2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE2. Supported peripheral buses: General.
B10PE3Digital_IOSignal terminal PE3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE3. Supported peripheral buses: General.
C1PA12Digital_IOSignal terminal PA12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA12. Supported peripheral buses: UART, CAN.
C2PA13 (JTMS/SWDI O)Digital_IOSignal terminal PA13 (JTMS/SWDI O) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA13 (JTMS/SWDI O). Supported peripheral buses: SWD/JTAG.
C3PC11Digital_IOSignal terminal PC11 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC11. Supported peripheral buses: General.
C4PC12Digital_IOSignal terminal PC12 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC12. Supported peripheral buses: General.
C5PD7Digital_IOSignal terminal PD7 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD7. Supported peripheral buses: General.
C6PB3Digital_IOSignal terminal PB3 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB3. Supported peripheral buses: General.
C7PB4Digital_IOSignal terminal PB4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB4. Supported peripheral buses: General.
C8PE4Digital_IOSignal terminal PE4 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE4. Supported peripheral buses: General.
C9PC13Digital_IOSignal terminal PC13 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC13. Supported peripheral buses: RTC/CLK.
C10VBATPower_InPrimary positive power supply input (VBAT) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
D1PA11Digital_IOSignal terminal PA11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_MISO. Supported peripheral buses: UART, SPI, PWM, CAN.
D2PA10Digital_IOSignal terminal PA10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA10. Supported peripheral buses: UART, PWM.
D3PA9Digital_IOSignal terminal PA9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA9. Supported peripheral buses: UART, PWM.
D4PC10Digital_IOSignal terminal PC10 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC10. Supported peripheral buses: General.
D5PD6Digital_IOSignal terminal PD6 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD6. Supported peripheral buses: General.
D6PG11Digital_IOSignal terminal PG11 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG11. Supported peripheral buses: General.
D7PB7Digital_IOSignal terminal PB7 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB7. Supported peripheral buses: General.
D8PE5Digital_IOSignal terminal PE5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE5. Supported peripheral buses: SPI.
D9VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
D10PC14 - OSC32_IN (PC14)Digital_IOSignal terminal PC14 - OSC32_IN (PC14) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC14 - OSC32_IN (PC14). Supported peripheral buses: RTC/CLK.
E1PC8Digital_IOSignal terminal PC8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC8. Supported peripheral buses: PWM.
E2PC9Digital_IOSignal terminal PC9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC9. Supported peripheral buses: I2C, PWM.
E3PA8Digital_IOSignal terminal PA8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA8. Supported peripheral buses: SPI, RTC/CLK.
E4PD2Digital_IOSignal terminal PD2 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD2. Supported peripheral buses: General.
E5PD5Digital_IOSignal terminal PD5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD5. Supported peripheral buses: General.
E6PH3-BOOT0Digital_IOSignal terminal PH3-BOOT0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PH3-BOOT0. Supported peripheral buses: General.
E7PE6Digital_IOSignal terminal PE6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE6. Supported peripheral buses: I2C, RTC/CLK.
E8NRSTDigital_IOActive-low hardware reset terminal (NRST): pulling this pin Low resets the processor core and peripherals.
E9VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
E10IOE10Digital_IOGeneral Purpose Digital I/O Pin IOE10
F1VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
F2PC6Digital_IOSignal terminal PC6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC6. Supported peripheral buses: PWM.
F3PC7Digital_IOSignal terminal PC7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC7. Supported peripheral buses: PWM.
F4PD15Digital_IOSignal terminal PD15 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD15. Supported peripheral buses: PWM.
F5PB2Digital_IOSignal terminal PB2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C3_SMBA. Supported peripheral buses: I2C, RTC/CLK.
F6PA4Digital_IOSignal terminal PA4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: SPI1_NSSSPI3NSS. Supported peripheral buses: UART, SPI, ADC, DAC.
F7PC3Digital_IOSignal terminal PC3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MOSI. Supported peripheral buses: SPI, ADC.
F8PC1Digital_IOSignal terminal PC1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MOSII2C3SDA. Supported peripheral buses: SPI, I2C, ADC.
F9PC0Digital_IOSignal terminal PC0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC0. Supported peripheral buses: ADC.
F10PH0OSC IN -_ (PH0)Digital_IOSignal terminal PH0OSC IN -_ (PH0) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PH0OSC IN -_ (PH0). Supported peripheral buses: RTC/CLK.
G1PD10Digital_IOSignal terminal PD10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD10. Supported peripheral buses: UART, SPI.
G2PD9Digital_IOSignal terminal PD9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD9. Supported peripheral buses: UART.
G3PD14Digital_IOSignal terminal PD14 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD14. Supported peripheral buses: PWM.
G4PE13Digital_IOSignal terminal PE13 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE13. Supported peripheral buses: PWM.
ExplorePartsPackagesMFRsUpload