ChipDocs.org
⌘K
2284 PARTSUpload PDF
MCP3422A0-E/MC (DFN-8-EP(2x3)) — Symbol, Footprint IPC-7351B & 3D STEP Model

MCP3422A0-E/MC

MICROCHIPID: C185040DFN-8-EP(2x3) · 9 Pins · Pitch 0.50mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · MCP3422A0-E/MC (DFN-8-EP(2x3))1CH1+2CH1-3VDD4SDA5SCL9EPAD8CH2-7CH2+6VSSGrid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.812.77.62.5-2.5-7.6-12.7mm
2. 2D FOOTPRINT
123456789E=2.00mm · Pitch e=0.50mmD=3.00mm-3-2-1012343210-1-2-3-4mm
3. 3D CAD MODEL
Package Body: 2.00mm × 3.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (9/9)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
1CH1+I/OMultiplexed I/O & Peripheral Pin CH1+ (General)
2CH1-I/OMultiplexed I/O & Peripheral Pin CH1- (General)
3VDDPowerPower Supply Input (VDD — 2.7V to 5.5V)
4SDAI/OMultiplexed I/O & Peripheral Pin SDA (I2C)
5SCLI/OMultiplexed I/O & Peripheral Pin SCL (I2C)
6VSSGNDGround Reference Pin (VSS)
7CH2+I/OMultiplexed I/O & Peripheral Pin CH2+ (General)
8CH2-I/OMultiplexed I/O & Peripheral Pin CH2- (General)
9EPADGNDExposed Thermal & Ground Pad (EPAD)
PIN 1 CH1+
I/O
Multiplexed I/O & Peripheral Pin CH1+ (General)
Design note: Signal terminal CH1+ (I/O, 2.7V to 5.5V domain). Multiplexed alternate functions: CH1+. Supported peripheral buses: General.
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 16 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: MCP3422A0-E/MC (MICROCHIP · DFN-8-EP(2x3))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
MCP3422A0-E/MC (DFN-8-EP(2x3)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
MCP3422A0-E/MC (DFN-8-EP(2x3)) - 2. Standard Pinout (Top View)
True package pinout (9 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
MCP3422A0-E/MC (DFN-8-EP(2x3)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
MCP3422A0-E/MC (DFN-8-EP(2x3)) - 4. Package Dimensions (D×E×A)
DFN-8-EP(2x3) · 2.00×3.00mm · Pitch 0.50mmExpand ›
5. Recommended Land PatternLAND PATTERN
MCP3422A0-E/MC (DFN-8-EP(2x3)) - 5. Recommended Land Pattern
IPC-7351B Footprint (9 Pads)Expand ›
6. Application SchematicSCHEMATIC
MCP3422A0-E/MC (DFN-8-EP(2x3)) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (16 figures · Page 1/2)
Showing 1–12 of 16 uncropped original figures for MCP3422
P2 · p02_fig01513×824px
MCP3422A0-E/MC (DFN-8-EP(2x3)) — * Includes Exposed Thermal Pad (EP); see Table 3-1.
* Includes Exposed Thermal Pad (EP); see Table 3-1.
P2 · p02_fig02543×505px
MCP3422A0-E/MC (DFN-8-EP(2x3)) — Adr1 CH1+
Adr1 CH1+
P2 · p02_fig031013×860px
MCP3422A0-E/MC (DFN-8-EP(2x3)) — Functional Block Diagram
Functional Block Diagram
P2 · p02_fig04459×726px
MCP3422A0-E/MC (DFN-8-EP(2x3)) — * Includes Exposed Thermal Pad (EP); see Table 3-1.
* Includes Exposed Thermal Pad (EP); see Table 3-1.
P2 · p02_fig051267×782px
MCP3422A0-E/MC (DFN-8-EP(2x3)) — Functional Block Diagram
Functional Block Diagram
P2 · p02_fig01P2
MCP3422A0-E/MC (DFN-8-EP(2x3)) — Datasheet Page 2 (p02_fig01)
Datasheet Page 2 (p02_fig01)
P2 · p02_fig04P2
MCP3422A0-E/MC (DFN-8-EP(2x3)) — Datasheet Page 2 (p02_fig04)
Datasheet Page 2 (p02_fig04)
P12 · p12_fig011777×1016px
MCP3422A0-E/MC (DFN-8-EP(2x3)) — FIGURE 3-1: Equivalent Analog Input Circuit. 3.3 Serial Clock Pin (SCL)
FIGURE 3-1: Equivalent Analog Input Circuit. 3.3 Serial Clock Pin (SCL)
P31 · p31_fig01863×1052px
MCP3422A0-E/MC (DFN-8-EP(2x3)) — FIGURE 6-1: Typical Connection.
FIGURE 6-1: Typical Connection.
P31 · p31_fig02867×605px
MCP3422A0-E/MC (DFN-8-EP(2x3)) — FIGURE 6-2: Example of Multiple Device Connection on I2C Bus.
FIGURE 6-2: Example of Multiple Device Connection on I2C Bus.
P31 · p31_fig01P31
MCP3422A0-E/MC (DFN-8-EP(2x3)) — Datasheet Page 31 (p31_fig01)
Datasheet Page 31 (p31_fig01)
P39 · p39_fig011468×1264px
MCP3422A0-E/MC (DFN-8-EP(2x3)) — MCP3422/3/4 MCP3422 MCP3423 MCP3424
MCP3422/3/4 MCP3422 MCP3423 MCP3424
Page 1 / 2 (16 extracted figures)

Technical Specifications & Part Details (MCP3422A0-E/MC)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Standard Electronic & Interconnect Component
Detailed Overview:MCP3422A0-E/MC (DFN-8-EP(2x3)) is a 8-pin standard electronic & interconnect component featuring a 3.00 × 2.00 × 0.85 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 2.7V to 5.5V supply operation across -40°C to +125°C with integrated I2C, ADC interfaces.
Operating Supply VoltageV_CC / V_DD
2.7V to 5.5V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C to +125°C
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
100 kHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
Observe per-pin absolute maximum current limits
Package Envelope (D × E × A)D × E × A
3.00 × 2.00 × 0.85 mm (A1=0.03 mm)
Package family: DFN (DFN-8-EP(2x3))
Pin Count & Lead PitchN / e
8 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
I2C, ADC
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol9 auto-grouped pins
OK
IPC-7351B Land Pattern9 pads · Pitch 0.50mm
OK
IPC-7525 60% Solder PasteEPAD 1.50×1.60mm windowed grid
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (DFN-8-EP(2x3))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
3.00 × 2.00 mm
Height (A) & Pitch (e)IPC-7351B
A=0.85mm · e=0.50mm
Pad Size (W × L)Level B
0.30 × 0.75 mm
Pins / Total PadsTopology
9P / 9Pad (DUAL_ROW)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
DFN-8-EP(2x3)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — MCP3422A0-E/MC (DFN-8-EP(2x3))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of MCP3422A0-E/MC (DFN-8-EP(2x3))?

Manufactured by MICROCHIP, the MCP3422A0-E/MC is housed in a DFN-8-EP(2x3) package with 9 pins and a 0.50 mm lead pitch, supporting a VCC supply range of 2.7V to 5.5V. Key pins include: 1 (CH1+: Multiplexed I/O & Peripheral Pin CH1+ (General)), 2 (CH1-: Multiplexed I/O & Peripheral Pin CH1- (General)), 3 (VDD: Power Supply Input (VDD — 2.7V to 5.5V)), 4 (SDA: Multiplexed I/O & Peripheral Pin SDA (I2C)), 5 (SCL: Multiplexed I/O & Peripheral Pin SCL (I2C)), 6 (VSS: Ground Reference Pin (VSS)).

What are the IPC-7351B PCB Footprint dimensions for MCP3422A0-E/MC?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), MCP3422A0-E/MC (DFN-8-EP(2x3)) has a nominal body envelope of 2.00 × 3.00 mm, pitch e = 0.50 mm, and 9 copper pads plus a central exposed thermal pad (EPAD) of 1.50 × 1.60 mm with a 60% IPC-7525 windowed solder paste grid.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for MCP3422A0-E/MC?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for MCP3422A0-E/MC (MICROCHIP, DFN-8-EP(2x3)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (9 pins) & MCP3422 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
1CH1+Digital_IOSignal terminal CH1+ (I/O, 2.7V to 5.5V domain). Multiplexed alternate functions: CH1+. Supported peripheral buses: General.
2CH1-Digital_IOSignal terminal CH1- (I/O, 2.7V to 5.5V domain). Multiplexed alternate functions: CH1-. Supported peripheral buses: General.
3VDDPower_InPrimary positive power supply input (VDD) operating in the 2.7V to 5.5V domain (Max rating: 5.5V).
4SDADigital_IOSignal terminal SDA (I/O, 2.7V to 5.5V domain). Multiplexed alternate functions: SDA. Supported peripheral buses: I2C.
5SCLDigital_IOSignal terminal SCL (I/O, 2.7V to 5.5V domain). Multiplexed alternate functions: SCL. Supported peripheral buses: I2C.
6VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
7CH2+Digital_IOSignal terminal CH2+ (I/O, 2.7V to 5.5V domain). Multiplexed alternate functions: CH2+. Supported peripheral buses: General.
8CH2-Digital_IOSignal terminal CH2- (I/O, 2.7V to 5.5V domain). Multiplexed alternate functions: CH2-. Supported peripheral buses: General.
9EPADGNDBottom exposed die attach pad (EPAD) providing primary thermal conduction path to the PCB and low-inductance 0V ground return.
ExplorePartsPackagesMFRsUpload