TC1015-4.0VCT713 (SOT-23-5) — Schematic Symbol, IPC-7351B Footprint & 3D STEP Model

Q: What is the Pinout and operating voltage specification of TC1015-4.0VCT713 (SOT-23-5)?

Manufactured by MICROCHIP, the TC1015-4.0VCT713 is housed in a SOT-23-5 package with 5 pins and a 0.95 mm lead pitch, supporting a VCC supply range of 2.5V to 6.5V. Key pins include: 1 (V IN: Multiplexed I/O & Peripheral Pin V IN (General)), 2 (GND: Ground Reference Pin (GND)), 3 (SHDN: Multiplexed I/O & Peripheral Pin SHDN (General)), 4 (Bypass: Multiplexed I/O & Peripheral Pin Bypass (General)), 5 (V OUT: Multiplexed I/O & Peripheral Pin V OUT (General)).

Q: What are the IPC-7351B PCB Footprint dimensions for TC1015-4.0VCT713?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), TC1015-4.0VCT713 (SOT-23-5) has a nominal body envelope of 1.60 × 2.90 mm, pitch e = 0.95 mm, and 5 copper pads.

Q: Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for TC1015-4.0VCT713?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for TC1015-4.0VCT713 (MICROCHIP, SOT-23-5) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

1. SYMBOL

2. 2D FOOTPRINT

3. 3D CAD MODEL

Package Body: 2.90mm × 1.60mm · Pitch: 0.95mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (5/5)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D

Pin	Symbol	Type	Function (EN)
1	V IN	I/O	Multiplexed I/O & Peripheral Pin V IN (General)
2	GND	GND	Ground Reference Pin (GND)
3	SHDN	I/O	Multiplexed I/O & Peripheral Pin SHDN (General)
4	Bypass	I/O	Multiplexed I/O & Peripheral Pin Bypass (General)
5	V OUT	I/O	Multiplexed I/O & Peripheral Pin V OUT (General)

PIN 1 V IN

I/O

Multiplexed I/O & Peripheral Pin V IN (General)

Design note: Unregulatedsupplyinput .

IPC-7351B Solder Density & Span C/G/Z Tuner

Extracted Drawings Gallery (6 Standard Drawings + 5 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen

1. Realistic 3D PackageREPRESENTATIVE

TC1015-4.0VCT713 (SOT-23-5) - 1. Realistic 3D Package

Detailed solid 3D bodyExpand ›

2. Standard Pinout (Top View)CLEANROOM PINOUT

TC1015-4.0VCT713 (SOT-23-5) - 2. Standard Pinout (Top View)

True package pinout (5 pins)Expand ›

3. Original Datasheet PinoutPDF PINOUT

TC1015-4.0VCT713 (SOT-23-5) - 3. Original Datasheet Pinout

Uncropped datasheet pin diagramExpand ›

4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS

TC1015-4.0VCT713 (SOT-23-5) - 4. Package Dimensions (D×E×A)

SOT-23-5 · 2.90×1.60mm · Pitch 0.95mmExpand ›

5. Recommended Land PatternLAND PATTERN

TC1015-4.0VCT713 (SOT-23-5) - 5. Recommended Land Pattern

IPC-7351B Footprint (5 Pads)Expand ›

6. Application SchematicSCHEMATIC

TC1015-4.0VCT713 (SOT-23-5) - 6. Application Schematic

Typical Application SchematicExpand ›

Original Datasheet Pinouts & Technical Drawings (5 figures · Page 1/1)

Showing 1–5 of 5 uncropped original figures for TC1015

P15 · p15_fig01EXACT PACKAGE

TC1014/TC1015/TC1185

P1 · p01_fig011777×1237px

TC1015-4.0VCT713 (SOT-23-5) — © 2007 Microchip Technology Inc. DS21335E-page 1 | • Battery-Operated Systems • Portable Computers • Medical Instruments • Instrumentation • Cellular/GSM/PHS Phones • Linear Post-Regulator for SMPS • Pagers | Typical Application | Package T

© 2007 Microchip Technology Inc. DS21335E-page 1 | • Battery-Operated Systems • Portable Computers • Medical Instruments • Instrumentation • Cellular/GSM/PHS Phones • Linear Post-Regulator for SMPS • Pagers | Typical Application | Package T

P1 · p01_fig01P1

Datasheet Page 1 (p01_fig01)

P14 · p14_fig011778×1848px

Package Carrier Width (W) Pitch (P) Part Per Full Reel Reel Size

P15 · p15_fig01P15

Datasheet Page 15 (p15_fig01)

Technical Specifications & Part Details (TC1015-4.0VCT713)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)

Standard Electronic & Interconnect Component

Detailed Overview:TC1015-4.0VCT713 (SOT-23-5) is a 5-pin standard electronic & interconnect component featuring a 2.90 × 1.60 × 1.10 mm mechanical envelope (lead pitch e = 0.95 mm). Rated for 2.5V to 6.5V supply operation across -65°C to +150°C with integrated Standard I/O / Passive interfaces.

Operating Supply VoltageV_CC / V_DD

2.5V to 6.5V

Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins

Ambient Operating TemperatureT_A

-65°C to +150°C

Industrial temperature grade; T_J(max) = +125°C

Clock / RF Operating Frequencyf_CLK / f_RF

1 kHz

Extracted from authoritative PDF specification tables

Current & Power RatingI_OUT / I_CC

50 mA

Observe per-pin absolute maximum current limits

Package Envelope (D × E × A)D × E × A

2.90 × 1.60 × 1.10 mm (A1=0.08 mm)

Package family: SOT23 (SOT-23-5)

Pin Count & Lead PitchN / e

5 Pins | Pitch e = 0.95 mm (37.4 mil)

Normalized to Center-to-Center Span C per IPC-7351B

Integrated Peripheral InterfacesBuses

Standard I/O / Passive

Cross-linked with 4D Pinout & Schematic Symbol

Reflow & Moisture SensitivityIPC / MSL

IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3

60% windowed solder paste stencil on thermal EPAD

Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.

Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export

5/5 PASS

IEEE-315 Symbol5 auto-grouped pins

IPC-7351B Land Pattern5 pads · Pitch 0.95mm

IPC-7525 60% Solder PasteReflow 1:1 Standard

DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm

3D STEP AP214 & GLBAligned coordinate origin (0,0,0)

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet

5.00 PCB Verified

Mechanical Dimensions & Land Pattern (SOT-23-5)

Extracted from Datasheet & IPC-7351B Normalized

Package Body (D × E)Nominal

2.90 × 1.60 mm

Height (A) & Pitch (e)IPC-7351B

A=1.10mm · e=0.95mm

Pad Size (W × L)Level B

0.60 × 1.00 mm

Pins / Total PadsTopology

5P / 5Pad (SOT_SMALL)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives

DFM READY

Designator / Replacement MPN	Value / Package	Function & PCB Layout Rule
N/A BOM	Per application circuit SOT-23-5	Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — TC1015-4.0VCT713 (SOT-23-5)

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats

IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of TC1015-4.0VCT713 (SOT-23-5)?

Manufactured by MICROCHIP, the TC1015-4.0VCT713 is housed in a SOT-23-5 package with 5 pins and a 0.95 mm lead pitch, supporting a VCC supply range of 2.5V to 6.5V. Key pins include: 1 (V IN: Multiplexed I/O & Peripheral Pin V IN (General)), 2 (GND: Ground Reference Pin (GND)), 3 (SHDN: Multiplexed I/O & Peripheral Pin SHDN (General)), 4 (Bypass: Multiplexed I/O & Peripheral Pin Bypass (General)), 5 (V OUT: Multiplexed I/O & Peripheral Pin V OUT (General)).

What are the IPC-7351B PCB Footprint dimensions for TC1015-4.0VCT713?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), TC1015-4.0VCT713 (SOT-23-5) has a nominal body envelope of 1.60 × 2.90 mm, pitch e = 0.95 mm, and 5 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for TC1015-4.0VCT713?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for TC1015-4.0VCT713 (MICROCHIP, SOT-23-5) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (5 pins) & TC1015 Family VariantsExpand static table

Pin #	Signal Name	Electrical Type	Functional Description & Design Notes
1	V IN	Digital_IO	Signal terminal V IN (I/O, 2.5V to 6.5V domain). Multiplexed alternate functions: V IN. Supported peripheral buses: General.
2	GND	GND	0V electrical ground return terminal (GND) for internal core logic, I/O drivers, and analog sub-blocks.
3	SHDN	Digital_IO	Signal terminal SHDN (I/O, 2.5V to 6.5V domain). Multiplexed alternate functions: SHDN. Supported peripheral buses: General.
4	Bypass	Digital_IO	Signal terminal Bypass (I/O, 2.5V to 6.5V domain). Multiplexed alternate functions: Bypass. Supported peripheral buses: General.
5	V OUT	Digital_IO	Signal terminal V OUT (I/O, 2.5V to 6.5V domain). Multiplexed alternate functions: V OUT. Supported peripheral buses: General.

4D Studio: TC1015-4.0VCT713 Permalink: /part/C152190 MICROCHIP SOT-23-5 All Packages All Manufacturers