ChipDocs.org
⌘K
2284 PARTSUpload PDF
STM32L4R7AII6 (UFBGA-169) — Symbol, Footprint IPC-7351B & 3D STEP Model

STM32L4R7AII6

STUFBGA-169 · 169 Pins · Pitch 0.50mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · STM32L4R7AII6 (UFBGA-169)A1PE3A2PH2A3VDDA4PE0A5PD7A6PD5A7VSSA8VDDA9PA15 (JTDI)A10PA14 (JTCK/ A11PA13 (JTMS/ A12PI0A13PH14B1PE4B2PE2B3VSSB4PE1B5PB5B6PD6B7PD4B8PD3B9PD1B10PC12B11PC10B12PH15B13PH12C1PC13C2PE5C3PI11C4PB8C5PB6C6VDD12C7PD4C8PD2C9PD0C10PC11C11PI8C12PA10C13VDDD1PC14 - OSC32D2PE6D3PE2D4PF2D5PF1D6PF0D7PD5D8PG10D9PG9D10PI4D11PH9D12PC9D13PA12E1IOE1E2VBATE3VSSE4PF3E5PH3-BOOT0E6PG11E7PD6E8PD3E9PG5E10PI5E11PC7E12PC6E13PA11F1PH0 - OSC_I F2VSSF3PF4F4PF5F5PF0F6VSSF7PD7F8PC12F9PG3F10PG4F11VSSF12VSSF13VSSG1PH1 - OSC_O G2VDDG3PG11G4PG6G5PF5G6VDDG7PG13N13PN13N12PB12N11VDDN10PH8N9PB10N8PE11N7VDDN6PF12N5PB2N4OPAMP2_VI NMN3VDDN2PA1N1PA2M13PB14M12PE15M11PE14M10PE13M9PE11M8PE9M7PE7M6PB1M5PB0M4OPAMP_2VINMM3OPAMP_1VINMM2PA1M1VDDAL13VSSL12PB12L11VDD12L10PB10L9PE12L8PE10L7PE8L6PB2L5PC5L4PA6L3NCL2NCL1NCK13PD13K12PB13K11PB14K10PB15K9PD8K8PD9K7PF13K6PF11K5PC4K4PA5K3VSSK2NCK1NCJ13PD10J12PD10J11PD11J10PD12J9PF15J8PF14J7PF12J6PG8J5PA7J4PA4J3PC2J2NCJ1NCH13VDDH12PD13H11PD14H10PD15H9PG0H8PB11H7PE10H6PG1H5PC4H4PG7H3VDDH2NRSTH1PC0G13VDDG12VDDG11VDDG10PG2G9PG1G8PG8Grid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.8114.3109.2104.199.194.088.983.878.773.768.663.558.453.348.343.238.133.027.922.917.812.77.62.5-2.5-7.6-12.7-17.8-22.9-27.9-33.0-38.1-43.2-48.3-53.3-58.4-63.5-68.6-73.7-78.7-83.8-88.9-94.0-99.1-104.1-109.2-114.3mm
2. 2D FOOTPRINT
A1B1C1D1E1F1G1H1J1K1L1M1N1A2B2C2D2E2F2G2H2J2K2L2M2N2A3B3C3D3E3F3G3H3J3K3L3M3N3A4B4C4D4E4F4G4H4J4K4L4M4N4A5B5C5D5E5F5G5H5J5K5L5M5N5A6B6C6D6E6F6G6H6J6K6L6M6N6A7B7C7D7E7F7G7H7J7K7L7M7N7A8B8C8D8E8F8G8H8J8K8L8M8N8A9B9C9D9E9F9G9H9J9K9L9M9N9A10B10C10D10E10F10G10H10J10K10L10M10N10A11B11C11D11E11F11G11H11J11K11L11M11N11A12B12C12D12E12F12G12H12J12K12L12M12N12A13B13C13D13E13F13G13H13J13K13L13M13N13E=7.00mm · Pitch e=0.50mmD=7.00mm-5-4-3-2-1012345543210-1-2-3-4-5mm
3. 3D CAD MODEL
Package Body: 7.00mm × 7.00mm · Pitch: 0.50mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (169/169)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
A1PE3I/OMultiplexed I/O & Peripheral Pin PE3 (PWM)
A2PH2I/OMultiplexed I/O & Peripheral Pin PH2 (General)
A3VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
A4PE0I/OMultiplexed I/O & Peripheral Pin PE0 (General)
A5PD7I/OMultiplexed I/O & Peripheral Pin PD7 (UART)
A6PD5I/OMultiplexed I/O & Peripheral Pin PD5 (UART)
A7VSSGNDGround Reference Pin (VSS)
A8VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
A9PA15 (JTDI)I/OMultiplexed I/O & Peripheral Pin PA15 (JTDI) (UART, SPI, SWD/JTAG)
A10PA14 (JTCK/ SWCLK )I/OMultiplexed I/O & Peripheral Pin PA14 (JTCK/ SWCLK ) (I2C, SWD/JTAG)
A11PA13 (JTMS/ SWDIO )I/OMultiplexed I/O & Peripheral Pin PA13 (JTMS/ SWDIO ) (SWD/JTAG)
A12PI0I/OMultiplexed I/O & Peripheral Pin PI0 (SPI, PWM)
A13PH14I/OMultiplexed I/O & Peripheral Pin PH14 (PWM)
B1PE4I/OMultiplexed I/O & Peripheral Pin PE4 (PWM)
B2PE2I/OMultiplexed I/O & Peripheral Pin PE2 (General)
B3VSSGNDGround Reference Pin (VSS)
B4PE1I/OMultiplexed I/O & Peripheral Pin PE1 (General)
B5PB5I/OMultiplexed I/O & Peripheral Pin PB5 (General)
B6PD6I/OMultiplexed I/O & Peripheral Pin PD6 (UART, SPI, I2C)
B7PD4I/OMultiplexed I/O & Peripheral Pin PD4 (UART, SPI)
B8PD3I/OMultiplexed I/O & Peripheral Pin PD3 (UART, SPI)
B9PD1I/OMultiplexed I/O & Peripheral Pin PD1 (SPI, CAN)
B10PC12I/OMultiplexed I/O & Peripheral Pin PC12 (UART, SPI)
B11PC10I/OMultiplexed I/O & Peripheral Pin PC10 (UART, SPI)
B12PH15I/OMultiplexed I/O & Peripheral Pin PH15 (PWM)
B13PH12I/OMultiplexed I/O & Peripheral Pin PH12 (PWM)
C1PC13I/OMultiplexed I/O & Peripheral Pin PC13 (RTC/CLK)
C2PE5I/OMultiplexed I/O & Peripheral Pin PE5 (SPI, PWM)
C3PI11I/OMultiplexed I/O & Peripheral Pin PI11 (General)
C4PB8I/OMultiplexed I/O & Peripheral Pin PB8 (General)
C5PB6I/OMultiplexed I/O & Peripheral Pin PB6 (General)
C6VDD12PowerPower Supply Input (VDD12 — 3.3V VDD (Max 4.0V))
C7PD4I/OMultiplexed I/O & Peripheral Pin PD4 (General)
C8PD2I/OMultiplexed I/O & Peripheral Pin PD2 (UART)
C9PD0I/OMultiplexed I/O & Peripheral Pin PD0 (SPI, CAN)
C10PC11I/OMultiplexed I/O & Peripheral Pin PC11 (UART, SPI)
C11PI8I/OMultiplexed I/O & Peripheral Pin PI8 (General)
C12PA10I/OMultiplexed I/O & Peripheral Pin PA10 (UART, I2C, PWM)
C13VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
D1PC14 - OSC32_IN (PC14)I/OMultiplexed I/O & Peripheral Pin PC14 - OSC32_IN (PC14) (RTC/CLK)
D2PE6I/OMultiplexed I/O & Peripheral Pin PE6 (I2C, PWM, RTC/CLK)
D3PE2I/OMultiplexed I/O & Peripheral Pin PE2 (General)
D4PF2I/OMultiplexed I/O & Peripheral Pin PF2 (I2C)
D5PF1I/OMultiplexed I/O & Peripheral Pin PF1 (I2C)
D6PF0I/OMultiplexed I/O & Peripheral Pin PF0 (I2C)
D7PD5I/OMultiplexed I/O & Peripheral Pin PD5 (General)
D8PG10I/OMultiplexed I/O & Peripheral Pin PG10 (UART, SPI)
D9PG9I/OMultiplexed I/O & Peripheral Pin PG9 (UART, SPI)
D10PI4I/OMultiplexed I/O & Peripheral Pin PI4 (General)
D11PH9I/OMultiplexed I/O & Peripheral Pin PH9 (I2C)
D12PC9I/OMultiplexed I/O & Peripheral Pin PC9 (I2C, PWM)
D13PA12I/OMultiplexed I/O & Peripheral Pin PA12 (General)
E1IOE1I/OGeneral Purpose Digital I/O Pin IOE1
E2VBATPowerPower Supply Input (VBAT — 3.3V VDD (Max 4.0V))
E3VSSGNDGround Reference Pin (VSS)
E4PF3I/OMultiplexed I/O & Peripheral Pin PF3 (General)
E5PH3-BOOT0I/OMultiplexed I/O & Peripheral Pin PH3-BOOT0 (General)
E6PG11I/OMultiplexed I/O & Peripheral Pin PG11 (General)
E7PD6I/OMultiplexed I/O & Peripheral Pin PD6 (General)
E8PD3I/OMultiplexed I/O & Peripheral Pin PD3 (General)
E9PG5I/OMultiplexed I/O & Peripheral Pin PG5 (UART, SPI)
E10PI5I/OMultiplexed I/O & Peripheral Pin PI5 (PWM)
E11PC7I/OMultiplexed I/O & Peripheral Pin PC7 (PWM)
E12PC6I/OMultiplexed I/O & Peripheral Pin PC6 (PWM)
E13PA11I/OMultiplexed I/O & Peripheral Pin PA11 (General)
F1PH0 - OSC_I N(PH0)I/OMultiplexed I/O & Peripheral Pin PH0 - OSC_I N(PH0) (RTC/CLK)
F2VSSGNDGround Reference Pin (VSS)
F3PF4I/OMultiplexed I/O & Peripheral Pin PF4 (General)
F4PF5I/OMultiplexed I/O & Peripheral Pin PF5 (General)
F5PF0I/OMultiplexed I/O & Peripheral Pin PF0 (General)
F6VSSGNDGround Reference Pin (VSS)
F7PD7I/OMultiplexed I/O & Peripheral Pin PD7 (General)
F8PC12I/OMultiplexed I/O & Peripheral Pin PC12 (General)
F9PG3I/OMultiplexed I/O & Peripheral Pin PG3 (SPI)
F10PG4I/OMultiplexed I/O & Peripheral Pin PG4 (SPI)
F11VSSGNDGround Reference Pin (VSS)
F12VSSGNDGround Reference Pin (VSS)
F13VSSGNDGround Reference Pin (VSS)
G1PH1 - OSC_O UT (PH1)I/OMultiplexed I/O & Peripheral Pin PH1 - OSC_O UT (PH1) (RTC/CLK)
G2VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
G3PG11I/OMultiplexed I/O & Peripheral Pin PG11 (UART, SPI)
G4PG6I/OMultiplexed I/O & Peripheral Pin PG6 (UART, I2C)
G5PF5I/OMultiplexed I/O & Peripheral Pin PF5 (General)
G6VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
G7PG13I/OMultiplexed I/O & Peripheral Pin PG13 (General)
G8PG8I/OMultiplexed I/O & Peripheral Pin PG8 (General)
G9PG1I/OMultiplexed I/O & Peripheral Pin PG1 (General)
G10PG2I/OMultiplexed I/O & Peripheral Pin PG2 (SPI)
G11VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
G12VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
G13VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
H1PC0I/OMultiplexed I/O & Peripheral Pin PC0 (I2C, ADC)
H2NRSTISystem Enable & Hardware Reset (NRST)
H3VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
H4PG7I/OMultiplexed I/O & Peripheral Pin PG7 (General)
H5PC4I/OMultiplexed I/O & Peripheral Pin PC4 (General)
H6PG1I/OMultiplexed I/O & Peripheral Pin PG1 (General)
H7PE10I/OMultiplexed I/O & Peripheral Pin PE10 (General)
H8PB11I/OMultiplexed I/O & Peripheral Pin PB11 (General)
H9PG0I/OMultiplexed I/O & Peripheral Pin PG0 (General)
H10PD15I/OMultiplexed I/O & Peripheral Pin PD15 (PWM)
H11PD14I/OMultiplexed I/O & Peripheral Pin PD14 (PWM)
H12PD13I/OMultiplexed I/O & Peripheral Pin PD13 (I2C, PWM)
H13VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
J1NCI/OMultiplexed I/O & Peripheral Pin NC (General)
J2NCI/OMultiplexed I/O & Peripheral Pin NC (General)
J3PC2I/OMultiplexed I/O & Peripheral Pin PC2 (SPI, ADC)
J4PA4I/OMultiplexed I/O & Peripheral Pin PA4 (UART, SPI, ADC, DAC)
J5PA7I/OMultiplexed I/O & Peripheral Pin PA7 (SPI, I2C, ADC, PWM)
J6PG8I/OMultiplexed I/O & Peripheral Pin PG8 (I2C)
J7PF12I/OMultiplexed I/O & Peripheral Pin PF12 (General)
J8PF14I/OMultiplexed I/O & Peripheral Pin PF14 (I2C)
J9PF15I/OMultiplexed I/O & Peripheral Pin PF15 (I2C)
J10PD12I/OMultiplexed I/O & Peripheral Pin PD12 (UART, PWM)
J11PD11I/OMultiplexed I/O & Peripheral Pin PD11 (UART, I2C)
J12PD10I/OMultiplexed I/O & Peripheral Pin PD10 (UART, SPI)
J13PD10I/OMultiplexed I/O & Peripheral Pin PD10 (General)
K1NCI/OMultiplexed I/O & Peripheral Pin NC (General)
K2NCI/OMultiplexed I/O & Peripheral Pin NC (General)
K3VSSGNDGround Reference Pin (VSS)
K4PA5I/OMultiplexed I/O & Peripheral Pin PA5 (SPI, ADC, DAC, PWM)
K5PC4I/OMultiplexed I/O & Peripheral Pin PC4 (UART, ADC)
K6PF11I/OMultiplexed I/O & Peripheral Pin PF11 (General)
K7PF13I/OMultiplexed I/O & Peripheral Pin PF13 (I2C)
K8PD9I/OMultiplexed I/O & Peripheral Pin PD9 (UART)
K9PD8I/OMultiplexed I/O & Peripheral Pin PD8 (UART)
K10PB15I/OMultiplexed I/O & Peripheral Pin PB15 (SPI, I2C, PWM, RTC/CLK)
K11PB14I/OMultiplexed I/O & Peripheral Pin PB14 (UART, SPI, I2C, PWM)
K12PB13I/OMultiplexed I/O & Peripheral Pin PB13 (UART, SPI, I2C, PWM)
K13PD13I/OMultiplexed I/O & Peripheral Pin PD13 (General)
L1NCI/OMultiplexed I/O & Peripheral Pin NC (General)
L2NCI/OMultiplexed I/O & Peripheral Pin NC (General)
L3NCI/OMultiplexed I/O & Peripheral Pin NC (General)
L4PA6I/OMultiplexed I/O & Peripheral Pin PA6 (UART, SPI, ADC, PWM)
L5PC5I/OMultiplexed I/O & Peripheral Pin PC5 (UART, ADC)
L6PB2I/OMultiplexed I/O & Peripheral Pin PB2 (I2C, RTC/CLK)
L7PE8I/OMultiplexed I/O & Peripheral Pin PE8 (SPI, PWM)
L8PE10I/OMultiplexed I/O & Peripheral Pin PE10 (PWM)
L9PE12I/OMultiplexed I/O & Peripheral Pin PE12 (SPI, PWM)
L10PB10I/OMultiplexed I/O & Peripheral Pin PB10 (UART, SPI, I2C, PWM)
L11VDD12PowerPower Supply Input (VDD12 — 3.3V VDD (Max 4.0V))
L12PB12I/OMultiplexed I/O & Peripheral Pin PB12 (UART, SPI, I2C)
L13VSSGNDGround Reference Pin (VSS)
M1VDDAPowerPower Supply Input (VDDA — 3.3V VDD (Max 4.0V))
M2PA1I/OMultiplexed I/O & Peripheral Pin PA1 (UART, SPI, I2C, ADC, PWM)
M3OPAMP_1VINMPowerPower Supply Input (OPAMP_1VINM — 3.3V VDD (Max 4.0V))
M4OPAMP_2VINMPowerPower Supply Input (OPAMP_2VINM — 3.3V VDD (Max 4.0V))
M5PB0I/OMultiplexed I/O & Peripheral Pin PB0 (UART, SPI, ADC, PWM)
M6PB1I/OMultiplexed I/O & Peripheral Pin PB1 (UART, ADC, PWM)
M7PE7I/OMultiplexed I/O & Peripheral Pin PE7 (General)
M8PE9I/OMultiplexed I/O & Peripheral Pin PE9 (PWM)
M9PE11I/OMultiplexed I/O & Peripheral Pin PE11 (PWM)
M10PE13I/OMultiplexed I/O & Peripheral Pin PE13 (SPI, PWM)
M11PE14I/OMultiplexed I/O & Peripheral Pin PE14 (SPI, PWM)
M12PE15I/OMultiplexed I/O & Peripheral Pin PE15 (SPI)
M13PB14I/OMultiplexed I/O & Peripheral Pin PB14 (General)
N1PA2I/OMultiplexed I/O & Peripheral Pin PA2 (General)
N2PA1I/OMultiplexed I/O & Peripheral Pin PA1 (General)
N3VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
N4OPAMP2_VI NMI/OMultiplexed I/O & Peripheral Pin OPAMP2_VI NM (General)
N5PB2I/OMultiplexed I/O & Peripheral Pin PB2 (General)
N6PF12I/OMultiplexed I/O & Peripheral Pin PF12 (General)
N7VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
N8PE11I/OMultiplexed I/O & Peripheral Pin PE11 (General)
N9PB10I/OMultiplexed I/O & Peripheral Pin PB10 (General)
N10PH8I/OMultiplexed I/O & Peripheral Pin PH8 (General)
N11VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
N12PB12I/OMultiplexed I/O & Peripheral Pin PB12 (General)
N13PN13I/OMultiplexed I/O & Peripheral Pin PN13 (General)
PIN A1 PE3
I/O
Multiplexed I/O & Peripheral Pin PE3 (PWM)
Design note: Alt: TRACED0 , TIM3_CH1 , OCTOSPIM_P1DQS_ , TSC_G7IO2_ , LCD_R1FMCA19 ,_ , SAI1_SDB_ , EVENTOUT
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 32 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: STM32L4R7AII6 (ST · UFBGA-169)
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
STM32L4R7AII6 (UFBGA-169) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
STM32L4R7AII6 (UFBGA-169) - 2. Standard Pinout (Top View)
True package pinout (169 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
STM32L4R7AII6 (UFBGA-169) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
STM32L4R7AII6 (UFBGA-169) - 4. Package Dimensions (D×E×A)
UFBGA-169 · 7.00×7.00mm · Pitch 0.50mmExpand ›
5. Recommended Land PatternLAND PATTERN
STM32L4R7AII6 (UFBGA-169) - 5. Recommended Land Pattern
IPC-7351B Footprint (169 Pads)Expand ›
6. Application SchematicSCHEMATIC
STM32L4R7AII6 (UFBGA-169) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (32 figures · Page 1/3)
Showing 1–12 of 32 uncropped original figures for STM32L4R7AII / STM32L4R9ZGT / STM32L4R5ZIT
P66 · p66_fig01EXACT PACKAGE
STM32L4R7AII6 (UFBGA-169) — Figure 9. STM32L4R5xx and STM32L4R7xx UFBGA169 ballout(1) 1 2 3 4 5 6 7 8 9 10 11 12 PI10 PH2 VDD PE0 PB4 PB3 VSS VDD PA15 PA14 PA13 PI0
Figure 9. STM32L4R5xx and STM32L4R7xx UFBGA169 ballout(1) 1 2 3 4 5 6 7 8 9 10 11 12 PI10 PH2 VDD PE0 PB4 PB3 VSS VDD PA15 PA14 PA13 PI0
P66 · p66_fig02EXACT PACKAGE
STM32L4R7AII6 (UFBGA-169) — Figure 10. STM32L4R9xx UFBGA169 ballout(1)
Figure 10. STM32L4R9xx UFBGA169 ballout(1)
P67 · p67_fig01EXACT PACKAGE
STM32L4R7AII6 (UFBGA-169) — Figure 11. STM32L4R5xxxP UFBGA169 external SMPS ballout(1) 1 2 3 4 5 6 7 8 9 10 11 12 PI10 PH2 VDD PE0 PB4 PB3 VSS VDD PA15 PA14 PA13 PI0
Figure 11. STM32L4R5xxxP UFBGA169 external SMPS ballout(1) 1 2 3 4 5 6 7 8 9 10 11 12 PI10 PH2 VDD PE0 PB4 PB3 VSS VDD PA15 PA14 PA13 PI0
P282 · p282_fig01EXACT PACKAGE
STM32L4R7AII6 (UFBGA-169) — Figure 71. UFBGA169 outline
Figure 71. UFBGA169 outline
P283 · p283_fig01EXACT PACKAGE
STM32L4R7AII6 (UFBGA-169) — Figure 72. UFBGA169 recommended footprint
Figure 72. UFBGA169 recommended footprint
P1 · p01_fig01881×470px
STM32L4R7AII6 (UFBGA-169) — • RTC with HW calendar, alarms and calibration
• RTC with HW calendar, alarms and calibration
P137 · p137_fig011546×2000px
STM32L4R7AII6 (UFBGA-169) — Figure 25. Power supply scheme VBAT
Figure 25. Power supply scheme VBAT
P188 · p188_fig011546×702px
STM32L4R7AII6 (UFBGA-169) — Figure 30. Typical application with an 8 MHz crystal
Figure 30. Typical application with an 8 MHz crystal
P189 · p189_fig011546×702px
STM32L4R7AII6 (UFBGA-169) — Figure 31. Typical application with a 32.768 kHz crystal
Figure 31. Typical application with a 32.768 kHz crystal
P286 · p286_fig011548×472px
STM32L4R7AII6 (UFBGA-169) — Figure 75. UFBGA144 recommended footprint
Figure 75. UFBGA144 recommended footprint
P286 · p286_fig021546×1107px
STM32L4R7AII6 (UFBGA-169) — Figure 75. UFBGA144 recommended footprint
Figure 75. UFBGA144 recommended footprint
P296 · p296_fig011548×595px
STM32L4R7AII6 (UFBGA-169) — Figure 85. UFBGA132 recommended footprint
Figure 85. UFBGA132 recommended footprint
Page 1 / 3 (32 extracted figures)

Technical Specifications & Part Details (STM32L4R7AII6)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Embedded Microcontroller Unit (MCU)
Detailed Overview:STM32L4R7AII6 (UFBGA-169) is a 169-pin embedded microcontroller unit (mcu) featuring a 7.00 × 7.00 × 0.50 mm mechanical envelope (lead pitch e = 0.50 mm). Rated for 1.71 V to 3.6 V supply operation across -40°C ~ +85°C (Industrial Grade) with integrated USB, I2C, ADC, DAC, JTAG / SWD, IrDA, CAN, PWM, RTC/CLK, SPI, SWD/JTAG, UART interfaces.
Operating Supply VoltageV_CC / V_DD
1.71 V to 3.6 V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
120 MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
90 5V-tolerant (FT) pins detected
Package Envelope (D × E × A)D × E × A
7.00 × 7.00 × 0.50 mm (A1=0.20 mm)
Package family: BGA (UFBGA-169)
Pin Count & Lead PitchN / e
169 Pins | Pitch e = 0.50 mm (19.7 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
USB, I2C, ADC, DAC, JTAG / SWD, IrDA, CAN, PWM, RTC/CLK, SPI, SWD/JTAG, UART
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Boot Strapping Pin Alert (PH3-BOOT0): Do not force conflicting external pull-ups/pull-downs during POR reset.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol169 auto-grouped pins
OK
IPC-7351B Land Pattern169 pads · Pitch 0.50mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified
IPC-7351B

Family Variants & Same Datasheet Chips — STM32L4R7AII / STM32L4R9ZGT / STM32L4R5ZIT (14)

Select package variant or sibling MPN sharing this datasheet

Mechanical Dimensions & Land Pattern (UFBGA-169)

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
7.00 × 7.00 mm
Height (A) & Pitch (e)IPC-7351B
A=0.50mm · e=0.50mm
Pad Size (W × L)Level B
0.22 × 0.22 mm
Pins / Total PadsTopology
169P / 169Pad (BGA_GRID)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
UFBGA-169
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — STM32L4R7AII6 (UFBGA-169)

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of STM32L4R7AII6 (UFBGA-169)?

Manufactured by ST, the STM32L4R7AII6 is housed in a UFBGA-169 package with 169 pins and a 0.50 mm lead pitch, supporting a VCC supply range of 1.71 V to 3.6 V. Key pins include: A1 (PE3: Multiplexed I/O & Peripheral Pin PE3 (PWM)), A2 (PH2: Multiplexed I/O & Peripheral Pin PH2 (General)), A3 (VDD: Power Supply Input (VDD — 3.3V VDD (Max 4.0V))), A4 (PE0: Multiplexed I/O & Peripheral Pin PE0 (General)), A5 (PD7: Multiplexed I/O & Peripheral Pin PD7 (UART)), A6 (PD5: Multiplexed I/O & Peripheral Pin PD5 (UART)).

What are the IPC-7351B PCB Footprint dimensions for STM32L4R7AII6?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), STM32L4R7AII6 (UFBGA-169) has a nominal body envelope of 7.00 × 7.00 mm, pitch e = 0.50 mm, and 169 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for STM32L4R7AII6?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for STM32L4R7AII6 (ST, UFBGA-169) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (169 pins) & STM32L4R7AII / STM32L4R9ZGT / STM32L4R5ZIT Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
A1PE3Digital_IOSignal terminal PE3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE3. Supported peripheral buses: PWM.
A2PH2Digital_IOSignal terminal PH2 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PH2. Supported peripheral buses: General.
A3VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
A4PE0Digital_IOSignal terminal PE0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE0. Supported peripheral buses: General.
A5PD7Digital_IOSignal terminal PD7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD7. Supported peripheral buses: UART.
A6PD5Digital_IOSignal terminal PD5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD5. Supported peripheral buses: UART.
A7VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
A8VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
A9PA15 (JTDI)Digital_IOSignal terminal PA15 (JTDI) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_NSS, SPI3_NSS. Supported peripheral buses: UART, SPI, SWD/JTAG.
A10PA14 (JTCK/ SWCLK )Digital_IOSignal terminal PA14 (JTCK/ SWCLK ) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SMBA, I2C4_SMBA. Supported peripheral buses: I2C, SWD/JTAG.
A11PA13 (JTMS/ SWDIO )Digital_IOSignal terminal PA13 (JTMS/ SWDIO ) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA13 (JTMS/ SWDIO ). Supported peripheral buses: SWD/JTAG.
A12PI0Digital_IOSignal terminal PI0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_NSS. Supported peripheral buses: SPI, PWM.
A13PH14Digital_IOSignal terminal PH14 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PH14. Supported peripheral buses: PWM.
B1PE4Digital_IOSignal terminal PE4 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE4. Supported peripheral buses: PWM.
B2PE2Digital_IOSignal terminal PE2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE2. Supported peripheral buses: General.
B3VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
B4PE1Digital_IOSignal terminal PE1 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE1. Supported peripheral buses: General.
B5PB5Digital_IOSignal terminal PB5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB5. Supported peripheral buses: General.
B6PD6Digital_IOSignal terminal PD6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_MOSI. Supported peripheral buses: UART, SPI, I2C.
B7PD4Digital_IOSignal terminal PD4 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_MOSI. Supported peripheral buses: UART, SPI.
B8PD3Digital_IOSignal terminal PD3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_SCKDCMID5, SPI2_MISO. Supported peripheral buses: UART, SPI.
B9PD1Digital_IOSignal terminal PD1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_SCK. Supported peripheral buses: SPI, CAN.
B10PC12Digital_IOSignal terminal PC12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_MOSI. Supported peripheral buses: UART, SPI.
B11PC10Digital_IOSignal terminal PC10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_SCK. Supported peripheral buses: UART, SPI.
B12PH15Digital_IOSignal terminal PH15 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PH15. Supported peripheral buses: PWM.
B13PH12Digital_IOSignal terminal PH12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PH12. Supported peripheral buses: PWM.
C1PC13Digital_IOSignal terminal PC13 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC13. Supported peripheral buses: RTC/CLK.
C2PE5Digital_IOSignal terminal PE5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE5. Supported peripheral buses: SPI, PWM.
C3PI11Digital_IOSignal terminal PI11 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PI11. Supported peripheral buses: General.
C4PB8Digital_IOSignal terminal PB8 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB8. Supported peripheral buses: General.
C5PB6Digital_IOSignal terminal PB6 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PB6. Supported peripheral buses: General.
C6VDD12Power_InPrimary positive power supply input (VDD12) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
C7PD4Digital_IOSignal terminal PD4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD4. Supported peripheral buses: General.
C8PD2Digital_IOSignal terminal PD2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD2. Supported peripheral buses: UART.
C9PD0Digital_IOSignal terminal PD0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_NSS. Supported peripheral buses: SPI, CAN.
C10PC11Digital_IOSignal terminal PC11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_MISO. Supported peripheral buses: UART, SPI.
C11PI8Digital_IOSignal terminal PI8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PI8. Supported peripheral buses: General.
C12PA10Digital_IOSignal terminal PA10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA10. Supported peripheral buses: UART, I2C, PWM.
C13VDDPower_InPrimary positive power supply input (VDD) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
D1PC14 - OSC32_IN (PC14)Digital_IOSignal terminal PC14 - OSC32_IN (PC14) (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC14 - OSC32_IN (PC14). Supported peripheral buses: RTC/CLK.
D2PE6Digital_IOSignal terminal PE6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE6. Supported peripheral buses: I2C, PWM, RTC/CLK.
D3PE2Digital_IOSignal terminal PE2 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE2. Supported peripheral buses: General.
D4PF2Digital_IOSignal terminal PF2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C2_SMBA. Supported peripheral buses: I2C.
D5PF1Digital_IOSignal terminal PF1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C2_SCL. Supported peripheral buses: I2C.
D6PF0Digital_IOSignal terminal PF0 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C2_SDA. Supported peripheral buses: I2C.
D7PD5Digital_IOSignal terminal PD5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD5. Supported peripheral buses: General.
D8PG10Digital_IOSignal terminal PG10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_MISO. Supported peripheral buses: UART, SPI.
D9PG9Digital_IOSignal terminal PG9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_SCK. Supported peripheral buses: UART, SPI.
D10PI4Digital_IOSignal terminal PI4 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PI4. Supported peripheral buses: General.
D11PH9Digital_IOSignal terminal PH9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C3_SMBA. Supported peripheral buses: I2C.
D12PC9Digital_IOSignal terminal PC9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C3_SDA. Supported peripheral buses: I2C, PWM.
D13PA12Digital_IOSignal terminal PA12 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA12. Supported peripheral buses: General.
E1IOE1Digital_IOGeneral Purpose Digital I/O Pin IOE1
E2VBATPower_InPrimary positive power supply input (VBAT) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
E3VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
E4PF3Digital_IOSignal terminal PF3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PF3. Supported peripheral buses: General.
E5PH3-BOOT0Digital_IOSignal terminal PH3-BOOT0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PH3-BOOT0. Supported peripheral buses: General.
E6PG11Digital_IOSignal terminal PG11 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG11. Supported peripheral buses: General.
E7PD6Digital_IOSignal terminal PD6 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD6. Supported peripheral buses: General.
E8PD3Digital_IOSignal terminal PD3 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD3. Supported peripheral buses: General.
E9PG5Digital_IOSignal terminal PG5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_NSS. Supported peripheral buses: UART, SPI.
E10PI5Digital_IOSignal terminal PI5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PI5. Supported peripheral buses: PWM.
E11PC7Digital_IOSignal terminal PC7 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC7. Supported peripheral buses: PWM.
E12PC6Digital_IOSignal terminal PC6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC6. Supported peripheral buses: PWM.
ExplorePartsPackagesMFRsUpload