ChipDocs.org
⌘K
2284 PARTSUpload PDF
STM32F779NIH6 (TFBGA-216(13x13)) — Symbol, Footprint IPC-7351B & 3D STEP Model

STM32F779NIH6

STID: C1337301TFBGA-216(13x13) · 216 Pins · Pitch 0.80mmIPC-7351B Verified5.0 (0)
SYNCHRONIZED 4D CROSS-PROBE MODETouch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
1. SYMBOL
U1 · STM32F779NIH6 (TFBGA-216(13x13))A1PF1A2PF2A3PF3A4PF4A5PF5A6PF12A7PF13A8PF14A9PF15A10PG0A11PG1A12PG2A13PA15A14PA14A15PA13B1PC15- OSC32_B2VBATB3PG13B4PB8B5PB6B6PD5B7PD2B8PC11B9PC10B10PA12B11PD6B12PD0B13PC11B14PC10B15PA12C1PH0- OSC_INC2VSSC3PE4C4PE1C5PB5C6PD6C7PD3C8PC12C9PA9C10PA11C11PD3C12PD1C13PI3C14PI2C15PA11D1PD15D2PD0D3PD1D4PE7D5PE8D6PE9D7PE10D8PE11D9PE12D10PE13D11PE14D12PE15D13PD8D14PD9D15PD10E1NRSTE2PC2E3PE6E4VSSE5VSSE6BYPASS_REGE7VCAP_2E8PD1E9PC9E10PC7E11VCAP2E12PH13E13PH14E14PI0E15PA9F1PC0F2PC1F3PC3F4VDDF5VDDF6VDDUSBF7PDR_ONF8VCAP_1F9PC8F10PC6F11VDDF12DSI_D1PF13DSI_D1NF14PC9F15PA8G1VSSAG2PA0- WKUPG3PA4G4PC4G5PB2G6VSSG10VSSG11VDDUSBG12VSSDSIG13VDD12DSIG14PC8G15PC7H1VDDAH2PA1H3PA5H4PC5H5PE7H6VSSR15PB15R14PB14R13PB11R12PB10R11PE15R10PE12R9PE10R8PE7R7PJ1R6PJ0R5PB0R4PB1R3PA7R2PA3R1VDDAP15PD8P14PD9P13PB13P12PB12P11PE14P10PE11P9PE9P8PF11P7PJ12P6PF14P5PC5P4PA5P3PA6P2PA2P1VREF+N15PD10N14PD11N13PD12N12PG4N11PE13N10PD11N9VDDN8PJ3N7PG0N6PF13N5PC4N4PA4N3PA0N2PA1N1VREF-M15PD13M14PD14M13PG2M12PG3M11PD13M10PD12M9VSSM8PF15M7PG1M6PF12M5PB2M4PC2M3PC1M2PC0M1VSSAL15PD8L14PD15L13PB12L12PD14L11VCAP1L10VDDL9VDDL8VDDL7VDDL6VSSL5BYPASS-REGL4PC3L3PF8L2PF9L1PF10K15PD10K14PB13K13PD15K12VCAPDSIK11VDDK10VSSK9VSSK8VSSK7VSSK6VSSK5VDDK4PB1K3PA7K2PA3K1VDDJ15PG6J14PG7J13VDDJ12DSI_D0PJ11VDDJ10VSSJ6VSSJ5PE8J4PB0J3PA6J2PA2J1VSSH15PC6H14PG8H13DSI_CKNH12DSI_CKPH11VDDDSIH10VSSGrid Pitch = 2.54mm (IEEE-315)-17.8-12.7-7.6-2.52.57.612.717.8142.2137.2132.1127121.9116.8111.8106.7101.696.591.486.481.376.271.166.061.055.950.845.740.635.630.525.420.315.210.25.10-5.1-10.2-15.2-20.3-25.4-30.5-35.6-40.6-45.7-50.8-55.9-61.0-66.0-71.1-76.2-81.3-86.4-91.4-96.5-101.6-106.7-111.8-116.8-121.9-127-132.1-137.2-142.2mm
2. 2D FOOTPRINT
R15P15N15M15L15K15J15H15G15F15E15D15C15B15A15R14P14N14M14L14K14J14H14G14F14E14D14C14B14A14R13P13N13M13L13K13J13H13G13F13E13D13C13B13A13R12P12N12M12L12K12J12H12G12F12E12D12C12B12A12R11P11N11M11L11K11J11H11G11F11E11D11C11B11A11R10P10N10M10L10K10J10H10G10F10E10D10C10B10A10R9P9N9M9L9K9F9E9D9C9B9A9R8P8N8M8L8K8F8E8D8C8B8A8R7P7N7M7L7K7F7E7D7C7B7A7R6P6N6M6L6K6J6H6G6F6E6D6C6B6A6R5P5N5M5L5K5J5H5G5F5E5D5C5B5A5R4P4N4M4L4K4J4H4G4F4E4D4C4B4A4R3P3N3M3L3K3J3H3G3F3E3D3C3B3A3R2P2N2M2L2K2J2H2G2F2E2D2C2B2A2R1P1N1M1L1K1J1H1G1F1E1D1C1B1A1E=13.00mm · Pitch e=0.80mmD=13.00mm-10-8-6-4-202468101086420-2-4-6-8-10mm
3. 3D CAD MODEL
Package Body: 13.00mm × 13.00mm · Pitch: 0.80mm · Ruler Step: 1.00mmSynced <100ms

Synchronized Pinout (Symbol / 2D / 3D) (216/216)

Touch or hover any pin to highlight concurrently across Symbol, Footprint and 3D
PinSymbolTypeFunction (EN)
A1PF1I/OMultiplexed I/O & Peripheral Pin PF1 (General)
A2PF2I/OMultiplexed I/O & Peripheral Pin PF2 (General)
A3PF3I/OMultiplexed I/O & Peripheral Pin PF3 (General)
A4PF4I/OMultiplexed I/O & Peripheral Pin PF4 (General)
A5PF5I/OMultiplexed I/O & Peripheral Pin PF5 (General)
A6PF12I/OMultiplexed I/O & Peripheral Pin PF12 (General)
A7PF13I/OMultiplexed I/O & Peripheral Pin PF13 (General)
A8PF14I/OMultiplexed I/O & Peripheral Pin PF14 (General)
A9PF15I/OMultiplexed I/O & Peripheral Pin PF15 (General)
A10PG0I/OMultiplexed I/O & Peripheral Pin PG0 (General)
A11PG1I/OMultiplexed I/O & Peripheral Pin PG1 (General)
A12PG2I/OMultiplexed I/O & Peripheral Pin PG2 (General)
A13PA15I/OMultiplexed I/O & Peripheral Pin PA15 (General)
A14PA14I/OMultiplexed I/O & Peripheral Pin PA14 (General)
A15PA13I/OMultiplexed I/O & Peripheral Pin PA13 (General)
B1PC15- OSC32_OUTI/OMultiplexed I/O & Peripheral Pin PC15- OSC32_OUT (RTC/CLK)
B2VBATPowerPower Supply Input (VBAT — 3.3V VDD (Max 4.0V))
B3PG13I/OMultiplexed I/O & Peripheral Pin PG13 (General)
B4PB8I/OMultiplexed I/O & Peripheral Pin PB8 (UART, I2C, CAN)
B5PB6I/OMultiplexed I/O & Peripheral Pin PB6 (UART, I2C)
B6PD5I/OMultiplexed I/O & Peripheral Pin PD5 (UART)
B7PD2I/OMultiplexed I/O & Peripheral Pin PD2 (UART)
B8PC11I/OMultiplexed I/O & Peripheral Pin PC11 (SPI)
B9PC10I/OMultiplexed I/O & Peripheral Pin PC10 (UART, SPI)
B10PA12I/OMultiplexed I/O & Peripheral Pin PA12 (UART, SPI, CAN)
B11PD6I/OMultiplexed I/O & Peripheral Pin PD6 (General)
B12PD0I/OMultiplexed I/O & Peripheral Pin PD0 (General)
B13PC11I/OMultiplexed I/O & Peripheral Pin PC11 (General)
B14PC10I/OMultiplexed I/O & Peripheral Pin PC10 (General)
B15PA12I/OMultiplexed I/O & Peripheral Pin PA12 (General)
C1PH0- OSC_INI/OMultiplexed I/O & Peripheral Pin PH0- OSC_IN (RTC/CLK)
C2VSSGNDGround Reference Pin (VSS)
C3PE4I/OMultiplexed I/O & Peripheral Pin PE4 (SPI)
C4PE1I/OMultiplexed I/O & Peripheral Pin PE1 (UART)
C5PB5I/OMultiplexed I/O & Peripheral Pin PB5 (UART, SPI, CAN)
C6PD6I/OMultiplexed I/O & Peripheral Pin PD6 (UART)
C7PD3I/OMultiplexed I/O & Peripheral Pin PD3 (UART)
C8PC12I/OMultiplexed I/O & Peripheral Pin PC12 (UART, SPI)
C9PA9I/OMultiplexed I/O & Peripheral Pin PA9 (UART, I2C)
C10PA11I/OMultiplexed I/O & Peripheral Pin PA11 (UART, SPI, PWM)
C11PD3I/OMultiplexed I/O & Peripheral Pin PD3 (General)
C12PD1I/OMultiplexed I/O & Peripheral Pin PD1 (General)
C13PI3I/OMultiplexed I/O & Peripheral Pin PI3 (General)
C14PI2I/OMultiplexed I/O & Peripheral Pin PI2 (General)
C15PA11I/OMultiplexed I/O & Peripheral Pin PA11 (General)
D1PD15I/OMultiplexed I/O & Peripheral Pin PD15 (General)
D2PD0I/OMultiplexed I/O & Peripheral Pin PD0 (General)
D3PD1I/OMultiplexed I/O & Peripheral Pin PD1 (General)
D4PE7I/OMultiplexed I/O & Peripheral Pin PE7 (General)
D5PE8I/OMultiplexed I/O & Peripheral Pin PE8 (General)
D6PE9I/OMultiplexed I/O & Peripheral Pin PE9 (General)
D7PE10I/OMultiplexed I/O & Peripheral Pin PE10 (General)
D8PE11I/OMultiplexed I/O & Peripheral Pin PE11 (General)
D9PE12I/OMultiplexed I/O & Peripheral Pin PE12 (General)
D10PE13I/OMultiplexed I/O & Peripheral Pin PE13 (General)
D11PE14I/OMultiplexed I/O & Peripheral Pin PE14 (General)
D12PE15I/OMultiplexed I/O & Peripheral Pin PE15 (General)
D13PD8I/OMultiplexed I/O & Peripheral Pin PD8 (General)
D14PD9I/OMultiplexed I/O & Peripheral Pin PD9 (General)
D15PD10I/OMultiplexed I/O & Peripheral Pin PD10 (General)
E1NRSTISystem Enable & Hardware Reset (NRST)
E2PC2I/OMultiplexed I/O & Peripheral Pin PC2 (SPI, ADC)
E3PE6I/OMultiplexed I/O & Peripheral Pin PE6 (SPI)
E4VSSGNDGround Reference Pin (VSS)
E5VSSGNDGround Reference Pin (VSS)
E6BYPASS_REGI/OMultiplexed I/O & Peripheral Pin BYPASS_REG (General)
E7VCAP_2I/OMultiplexed I/O & Peripheral Pin VCAP_2 (General)
E8PD1I/OMultiplexed I/O & Peripheral Pin PD1 (UART)
E9PC9I/OMultiplexed I/O & Peripheral Pin PC9 (I2C, RTC/CLK)
E10PC7I/OMultiplexed I/O & Peripheral Pin PC7 (PWM)
E11VCAP2I/OMultiplexed I/O & Peripheral Pin VCAP2 (General)
E12PH13I/OMultiplexed I/O & Peripheral Pin PH13 (General)
E13PH14I/OMultiplexed I/O & Peripheral Pin PH14 (General)
E14PI0I/OMultiplexed I/O & Peripheral Pin PI0 (General)
E15PA9I/OMultiplexed I/O & Peripheral Pin PA9 (General)
F1PC0I/OMultiplexed I/O & Peripheral Pin PC0 (ADC)
F2PC1I/OMultiplexed I/O & Peripheral Pin PC1 (SPI, I2C, ADC, RTC/CLK)
F3PC3I/OMultiplexed I/O & Peripheral Pin PC3 (ADC)
F4VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
F5VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
F6VDDUSBPowerPower Supply Input (VDDUSB — 3.3V VDD (Max 4.0V))
F7PDR_ONI/OMultiplexed I/O & Peripheral Pin PDR_ON (General)
F8VCAP_1I/OMultiplexed I/O & Peripheral Pin VCAP_1 (General)
F9PC8I/OMultiplexed I/O & Peripheral Pin PC8 (UART)
F10PC6I/OMultiplexed I/O & Peripheral Pin PC6 (PWM)
F11VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
F12DSI_D1PI/OMultiplexed I/O & Peripheral Pin DSI_D1P (General)
F13DSI_D1NI/OMultiplexed I/O & Peripheral Pin DSI_D1N (General)
F14PC9I/OMultiplexed I/O & Peripheral Pin PC9 (General)
F15PA8I/OMultiplexed I/O & Peripheral Pin PA8 (General)
G1VSSAGNDGround Reference Pin (VSSA)
G2PA0- WKUPI/OMultiplexed I/O & Peripheral Pin PA0- WKUP (UART, ADC)
G3PA4I/OMultiplexed I/O & Peripheral Pin PA4 (UART, SPI, ADC, DAC)
G4PC4I/OMultiplexed I/O & Peripheral Pin PC4 (UART, ADC)
G5PB2I/OMultiplexed I/O & Peripheral Pin PB2 (SPI, I2C)
G6VSSGNDGround Reference Pin (VSS)
G10VSSGNDGround Reference Pin (VSS)
G11VDDUSBPowerPower Supply Input (VDDUSB — 3.3V VDD (Max 4.0V))
G12VSSDSIGNDGround Reference Pin (VSSDSI)
G13VDD12DSIPowerPower Supply Input (VDD12DSI — 3.3V VDD (Max 4.0V))
G14PC8I/OMultiplexed I/O & Peripheral Pin PC8 (General)
G15PC7I/OMultiplexed I/O & Peripheral Pin PC7 (General)
H1VDDAPowerPower Supply Input (VDDA — 3.3V VDD (Max 4.0V))
H2PA1I/OMultiplexed I/O & Peripheral Pin PA1 (UART, ADC)
H3PA5I/OMultiplexed I/O & Peripheral Pin PA5 (SPI, ADC, DAC)
H4PC5I/OMultiplexed I/O & Peripheral Pin PC5 (UART, ADC)
H5PE7I/OMultiplexed I/O & Peripheral Pin PE7 (General)
H6VSSGNDGround Reference Pin (VSS)
H10VSSGNDGround Reference Pin (VSS)
H11VDDDSIPowerPower Supply Input (VDDDSI — 3.3V VDD (Max 4.0V))
H12DSI_CKPI/OMultiplexed I/O & Peripheral Pin DSI_CKP (General)
H13DSI_CKNI/OMultiplexed I/O & Peripheral Pin DSI_CKN (General)
H14PG8I/OMultiplexed I/O & Peripheral Pin PG8 (General)
H15PC6I/OMultiplexed I/O & Peripheral Pin PC6 (General)
J1VSSGNDGround Reference Pin (VSS)
J2PA2I/OMultiplexed I/O & Peripheral Pin PA2 (SPI, ADC)
J3PA6I/OMultiplexed I/O & Peripheral Pin PA6 (SPI, ADC)
J4PB0I/OMultiplexed I/O & Peripheral Pin PB0 (ADC, PWM)
J5PE8I/OMultiplexed I/O & Peripheral Pin PE8 (PWM)
J6VSSGNDGround Reference Pin (VSS)
J10VSSGNDGround Reference Pin (VSS)
J11VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
J12DSI_D0PI/OMultiplexed I/O & Peripheral Pin DSI_D0P (General)
J13VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
J14PG7I/OMultiplexed I/O & Peripheral Pin PG7 (General)
J15PG6I/OMultiplexed I/O & Peripheral Pin PG6 (General)
K1VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
K2PA3I/OMultiplexed I/O & Peripheral Pin PA3 (ADC)
K3PA7I/OMultiplexed I/O & Peripheral Pin PA7 (SPI, ADC, PWM)
K4PB1I/OMultiplexed I/O & Peripheral Pin PB1 (ADC, PWM)
K5VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
K6VSSGNDGround Reference Pin (VSS)
K7VSSGNDGround Reference Pin (VSS)
K8VSSGNDGround Reference Pin (VSS)
K9VSSGNDGround Reference Pin (VSS)
K10VSSGNDGround Reference Pin (VSS)
K11VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
K12VCAPDSII/OMultiplexed I/O & Peripheral Pin VCAPDSI (General)
K13PD15I/OMultiplexed I/O & Peripheral Pin PD15 (General)
K14PB13I/OMultiplexed I/O & Peripheral Pin PB13 (General)
K15PD10I/OMultiplexed I/O & Peripheral Pin PD10 (General)
L1PF10I/OMultiplexed I/O & Peripheral Pin PF10 (General)
L2PF9I/OMultiplexed I/O & Peripheral Pin PF9 (General)
L3PF8I/OMultiplexed I/O & Peripheral Pin PF8 (General)
L4PC3I/OMultiplexed I/O & Peripheral Pin PC3 (General)
L5BYPASS-REGI/OMultiplexed I/O & Peripheral Pin BYPASS-REG (General)
L6VSSGNDGround Reference Pin (VSS)
L7VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
L8VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
L9VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
L10VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
L11VCAP1I/OMultiplexed I/O & Peripheral Pin VCAP1 (General)
L12PD14I/OMultiplexed I/O & Peripheral Pin PD14 (General)
L13PB12I/OMultiplexed I/O & Peripheral Pin PB12 (General)
L14PD15I/OMultiplexed I/O & Peripheral Pin PD15 (UART)
L15PD8I/OMultiplexed I/O & Peripheral Pin PD8 (General)
M1VSSAGNDGround Reference Pin (VSSA)
M2PC0I/OMultiplexed I/O & Peripheral Pin PC0 (General)
M3PC1I/OMultiplexed I/O & Peripheral Pin PC1 (General)
M4PC2I/OMultiplexed I/O & Peripheral Pin PC2 (General)
M5PB2I/OMultiplexed I/O & Peripheral Pin PB2 (General)
M6PF12I/OMultiplexed I/O & Peripheral Pin PF12 (General)
M7PG1I/OMultiplexed I/O & Peripheral Pin PG1 (General)
M8PF15I/OMultiplexed I/O & Peripheral Pin PF15 (General)
M9VSSGNDGround Reference Pin (VSS)
M10PD12I/OMultiplexed I/O & Peripheral Pin PD12 (General)
M11PD13I/OMultiplexed I/O & Peripheral Pin PD13 (General)
M12PG3I/OMultiplexed I/O & Peripheral Pin PG3 (General)
M13PG2I/OMultiplexed I/O & Peripheral Pin PG2 (General)
M14PD14I/OMultiplexed I/O & Peripheral Pin PD14 (UART)
M15PD13I/OMultiplexed I/O & Peripheral Pin PD13 (I2C, PWM)
N1VREF-AnalogMultiplexed I/O & Peripheral Pin VREF- (General)
N2PA1I/OMultiplexed I/O & Peripheral Pin PA1 (General)
N3PA0I/OMultiplexed I/O & Peripheral Pin PA0 (General)
N4PA4I/OMultiplexed I/O & Peripheral Pin PA4 (General)
N5PC4I/OMultiplexed I/O & Peripheral Pin PC4 (General)
N6PF13I/OMultiplexed I/O & Peripheral Pin PF13 (General)
N7PG0I/OMultiplexed I/O & Peripheral Pin PG0 (General)
N8PJ3I/OMultiplexed I/O & Peripheral Pin PJ3 (General)
N9VDDPowerPower Supply Input (VDD — 3.3V VDD (Max 4.0V))
N10PD11I/OMultiplexed I/O & Peripheral Pin PD11 (General)
N11PE13I/OMultiplexed I/O & Peripheral Pin PE13 (SPI)
N12PG4I/OMultiplexed I/O & Peripheral Pin PG4 (General)
N13PD12I/OMultiplexed I/O & Peripheral Pin PD12 (General)
N14PD11I/OMultiplexed I/O & Peripheral Pin PD11 (UART, I2C)
N15PD10I/OMultiplexed I/O & Peripheral Pin PD10 (General)
P1VREF+AnalogMultiplexed I/O & Peripheral Pin VREF+ (General)
P2PA2I/OMultiplexed I/O & Peripheral Pin PA2 (General)
P3PA6I/OMultiplexed I/O & Peripheral Pin PA6 (General)
P4PA5I/OMultiplexed I/O & Peripheral Pin PA5 (General)
P5PC5I/OMultiplexed I/O & Peripheral Pin PC5 (General)
P6PF14I/OMultiplexed I/O & Peripheral Pin PF14 (General)
P7PJ12I/OMultiplexed I/O & Peripheral Pin PJ12 (General)
P8PF11I/OMultiplexed I/O & Peripheral Pin PF11 (General)
P9PE9I/OMultiplexed I/O & Peripheral Pin PE9 (UART, PWM)
P10PE11I/OMultiplexed I/O & Peripheral Pin PE11 (SPI)
P11PE14I/OMultiplexed I/O & Peripheral Pin PE14 (SPI)
P12PB12I/OMultiplexed I/O & Peripheral Pin PB12 (UART, SPI, I2C)
P13PB13I/OMultiplexed I/O & Peripheral Pin PB13 (UART, SPI, PWM)
P14PD9I/OMultiplexed I/O & Peripheral Pin PD9 (General)
P15PD8I/OMultiplexed I/O & Peripheral Pin PD8 (UART)
R1VDDAPowerPower Supply Input (VDDA — 3.3V VDD (Max 4.0V))
R2PA3I/OMultiplexed I/O & Peripheral Pin PA3 (General)
R3PA7I/OMultiplexed I/O & Peripheral Pin PA7 (General)
R4PB1I/OMultiplexed I/O & Peripheral Pin PB1 (General)
R5PB0I/OMultiplexed I/O & Peripheral Pin PB0 (General)
R6PJ0I/OMultiplexed I/O & Peripheral Pin PJ0 (General)
R7PJ1I/OMultiplexed I/O & Peripheral Pin PJ1 (General)
R8PE7I/OMultiplexed I/O & Peripheral Pin PE7 (General)
R9PE10I/OMultiplexed I/O & Peripheral Pin PE10 (PWM)
R10PE12I/OMultiplexed I/O & Peripheral Pin PE12 (SPI)
R11PE15I/OMultiplexed I/O & Peripheral Pin PE15 (General)
R12PB10I/OMultiplexed I/O & Peripheral Pin PB10 (UART, I2C)
R13PB11I/OMultiplexed I/O & Peripheral Pin PB11 (General)
R14PB14I/OMultiplexed I/O & Peripheral Pin PB14 (UART, SPI)
R15PB15I/OMultiplexed I/O & Peripheral Pin PB15 (UART, RTC/CLK)
PIN A1 PF1
I/O
Multiplexed I/O & Peripheral Pin PF1 (General)
Design note: Signal terminal PF1 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PF1. Supported peripheral buses: General.
IPC-7351B Solder Density & Span C/G/Z Tuner

Live Embedded Datasheet PDF & Technical Drawing Gallery (6 Standard Drawings + 13 Extracted Figures)

Read the original datasheet PDF directly or click any drawing to view fullscreen
Open PDF in New Window ↗Read Datasheet PDF (.pdf)
PDF VIEWEROfficial Datasheet Document: STM32F779NIH6 (ST · TFBGA-216(13x13))
Scroll, search text (Ctrl+F), or expand directly inside the embedded PDF reader below
1. Realistic 3D PackageREPRESENTATIVE
STM32F779NIH6 (TFBGA-216(13x13)) - 1. Realistic 3D Package
Detailed solid 3D bodyExpand ›
2. Standard Pinout (Top View)CLEANROOM PINOUT
STM32F779NIH6 (TFBGA-216(13x13)) - 2. Standard Pinout (Top View)
True package pinout (216 pins)Expand ›
3. Original Datasheet PinoutPDF PINOUT
STM32F779NIH6 (TFBGA-216(13x13)) - 3. Original Datasheet Pinout
Uncropped datasheet pin diagramExpand ›
4. Package Dimensions (D×E×A)PACKAGE DIMENSIONS
STM32F779NIH6 (TFBGA-216(13x13)) - 4. Package Dimensions (D×E×A)
TFBGA-216(13x13) · 13.00×13.00mm · Pitch 0.80mmExpand ›
5. Recommended Land PatternLAND PATTERN
STM32F779NIH6 (TFBGA-216(13x13)) - 5. Recommended Land Pattern
IPC-7351B Footprint (216 Pads)Expand ›
6. Application SchematicSCHEMATIC
STM32F779NIH6 (TFBGA-216(13x13)) - 6. Application Schematic
Typical Application SchematicExpand ›
Original Datasheet Pinouts & Technical Drawings (13 figures · Page 1/2)
Showing 1–12 of 13 uncropped original figures for STM32F777 / STM32F779
P63 · p63_fig01EXACT PACKAGE
STM32F779NIH6 (TFBGA-216(13x13)) — Figure 20. STM32F77xxx TFBGA216 ballout
Figure 20. STM32F77xxx TFBGA216 ballout
P247 · p247_fig01EXACT PACKAGE
STM32F779NIH6 (TFBGA-216(13x13)) — Figure 105. TFBGA216, 13 × 13 × 0.8 mm thin fine-pitch ball grid array
Figure 105. TFBGA216, 13 × 13 × 0.8 mm thin fine-pitch ball grid array
P248 · p248_fig01EXACT PACKAGE
STM32F779NIH6 (TFBGA-216(13x13)) — Figure 106. TFBGA216, 13 x 13 mm, 0.8 mm pitch, thin fine-pitch ball grid array
Figure 106. TFBGA216, 13 x 13 mm, 0.8 mm pitch, thin fine-pitch ball grid array
P1 · p01_fig01881×612px
STM32F779NIH6 (TFBGA-216(13x13)) — • 3×12-bit, 2.4 MSPS ADC: up to 24 channels
• 3×12-bit, 2.4 MSPS ADC: up to 24 channels
P55 · p55_fig011560×1471px
STM32F779NIH6 (TFBGA-216(13x13)) — Figure 12. STM32F77xxx TFBGA100 pinout
Figure 12. STM32F77xxx TFBGA100 pinout
P65 · p65_fig011748×1076px
STM32F779NIH6 (TFBGA-216(13x13)) — DocID028294 Rev 6 65/255
DocID028294 Rev 6 65/255
P65 · p65_fig01P65
STM32F779NIH6 (TFBGA-216(13x13)) — Datasheet Page 65 (p65_fig01)
Datasheet Page 65 (p65_fig01)
P109 · p109_fig011551×2039px
STM32F779NIH6 (TFBGA-216(13x13)) — Figure 26. STM32F767xx/STM32F777xx power supply scheme
Figure 26. STM32F767xx/STM32F777xx power supply scheme
P109 · p109_fig01P109
STM32F779NIH6 (TFBGA-216(13x13)) — Datasheet Page 109 (p109_fig01)
Datasheet Page 109 (p109_fig01)
P139 · p139_fig011546×487px
STM32F779NIH6 (TFBGA-216(13x13)) — Figure 31. Typical application with an 8 MHz crystal
Figure 31. Typical application with an 8 MHz crystal
P140 · p140_fig011546×516px
STM32F779NIH6 (TFBGA-216(13x13)) — Figure 32. Typical application with a 32.768 kHz crystal
Figure 32. Typical application with a 32.768 kHz crystal
P226 · p226_fig011546×1096px
STM32F779NIH6 (TFBGA-216(13x13)) — Figure 88. TFBGA100, 8 x 8 x 0.8 mm thin fine-pitch ball grid array
Figure 88. TFBGA100, 8 x 8 x 0.8 mm thin fine-pitch ball grid array
Page 1 / 2 (13 extracted figures)

Technical Specifications & Part Details (STM32F779NIH6)

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet (EN)
Embedded Microcontroller Unit (MCU)
Detailed Overview:STM32F779NIH6 (TFBGA-216(13x13)) is a 216-pin embedded microcontroller unit (mcu) featuring a 13.00 × 13.00 × 1.10 mm mechanical envelope (lead pitch e = 0.80 mm). Rated for 1.7 V to 3.6 V supply operation across -40°C ~ +85°C (Industrial Grade) with integrated USB, SPI, I2C, I2S, ADC, PWM, JTAG / SWD, IrDA, CAN, DAC, RTC/CLK, UART interfaces.
Operating Supply VoltageV_CC / V_DD
1.7 V to 3.6 V
Place 100nF + 10µF X7R decoupling capacitors < 2mm from supply pins
Ambient Operating TemperatureT_A
-40°C ~ +85°C (Industrial Grade)
Industrial temperature grade; T_J(max) = +125°C
Clock / RF Operating Frequencyf_CLK / f_RF
216 MHz
Extracted from authoritative PDF specification tables
Current & Power RatingI_OUT / I_CC
I_GPIO(max) = ±20 mA / pin | I_VDD(total) ≤ 150 mA
61 5V-tolerant (FT) pins detected
Package Envelope (D × E × A)D × E × A
13.00 × 13.00 × 1.10 mm (A1=0.25 mm)
Package family: BGA (TFBGA-216(13x13))
Pin Count & Lead PitchN / e
216 Pins | Pitch e = 0.80 mm (31.5 mil)
Normalized to Center-to-Center Span C per IPC-7351B
Integrated Peripheral InterfacesBuses
USB, SPI, I2C, I2S, ADC, PWM, JTAG / SWD, IrDA, CAN, DAC, RTC/CLK, UART
Cross-linked with 4D Pinout & Schematic Symbol
Reflow & Moisture SensitivityIPC / MSL
IPC-7351B Level B | J-STD-020 (Peak 260°C) | MSL-3
60% windowed solder paste stencil on thermal EPAD
Engineering Safety Alert: Verify Pin-1 chamfer orientation on Top Silkscreen prior to SMT pick-and-place assembly.
Engineering Safety Alert: Connect exposed thermal pad (if present) to internal ground plane via 0.3mm stitched thermal vias.

5-Point Standards Verification

Automated compliance checks prior to export
5/5 PASS
IEEE-315 Symbol216 auto-grouped pins
OK
IPC-7351B Land Pattern216 pads · Pitch 0.80mm
OK
IPC-7525 60% Solder PasteReflow 1:1 Standard
OK
DFM Rules JLCPCB / PCBWayMin pad clearance: 0.25mm
OK
3D STEP AP214 & GLBAligned coordinate origin (0,0,0)
OK

Hardware Verification & Community Engineering Reviews

Summary of electrical parameters, mechanical dimensions, voltage range and peripheral interfaces from Datasheet
5.00 PCB Verified

Mechanical Dimensions & Land Pattern (TFBGA-216(13x13))

Extracted from Datasheet & IPC-7351B Normalized
mm
Package Body (D × E)Nominal
13.00 × 13.00 mm
Height (A) & Pitch (e)IPC-7351B
A=1.10mm · e=0.80mm
Pad Size (W × L)Level B
0.40 × 0.40 mm
Pins / Total PadsTopology
216P / 216Pad (BGA_GRID)

Recommended Companion BOM & Drop-In Equivalents

Passive external components per reference schematic and 1:1 pin-compatible alternatives
DFM READY
Designator / Replacement MPNValue / PackageFunction & PCB Layout Rule
N/A
BOM
Per application circuit
TFBGA-216(13x13)
Size power & signal trace widths for rated load current following IPC-2221 clearance rules.

Technical Frequently Asked Questions (FAQ) — STM32F779NIH6 (TFBGA-216(13x13))

Quick answers covering Pinout, IPC-7351B Land Pattern dimensions, and CAD export formats
IPC-7351B / IEEE-315

What is the Pinout and operating voltage specification of STM32F779NIH6 (TFBGA-216(13x13))?

Manufactured by ST, the STM32F779NIH6 is housed in a TFBGA-216(13x13) package with 216 pins and a 0.80 mm lead pitch, supporting a VCC supply range of 1.7 V to 3.6 V. Key pins include: A1 (PF1: Multiplexed I/O & Peripheral Pin PF1 (General)), A2 (PF2: Multiplexed I/O & Peripheral Pin PF2 (General)), A3 (PF3: Multiplexed I/O & Peripheral Pin PF3 (General)), A4 (PF4: Multiplexed I/O & Peripheral Pin PF4 (General)), A5 (PF5: Multiplexed I/O & Peripheral Pin PF5 (General)), A6 (PF12: Multiplexed I/O & Peripheral Pin PF12 (General)).

What are the IPC-7351B PCB Footprint dimensions for STM32F779NIH6?

Normalized from the official datasheet mechanical drawing per IPC-7351B (Density Level B Nominal), STM32F779NIH6 (TFBGA-216(13x13)) has a nominal body envelope of 13.00 × 13.00 mm, pitch e = 0.80 mm, and 216 copper pads.

Where can I download KiCad (.kicad_mod, .kicad_sym), Fusion 360 (.lbr), and 3D STEP models for STM32F779NIH6?

You can download the verified open-hardware (CERN-OHL-P-2.0) CAD library bundle for STM32F779NIH6 (ST, TFBGA-216(13x13)) directly on this page, including KiCad 8 Footprints (.kicad_mod), Schematic Symbols (.kicad_sym), Autodesk Fusion 360 / Eagle (.lbr), and 3D STEP AP214 / WebGL GLB models.

Static Reference Appendix: Pinout Table (216 pins) & STM32F777 / STM32F779 Family VariantsExpand static table
Pin #Signal NameElectrical TypeFunctional Description & Design Notes
A1PF1Digital_IOSignal terminal PF1 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PF1. Supported peripheral buses: General.
A2PF2Digital_IOSignal terminal PF2 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PF2. Supported peripheral buses: General.
A3PF3Digital_IOSignal terminal PF3 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PF3. Supported peripheral buses: General.
A4PF4Digital_IOSignal terminal PF4 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PF4. Supported peripheral buses: General.
A5PF5Digital_IOSignal terminal PF5 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PF5. Supported peripheral buses: General.
A6PF12Digital_IOSignal terminal PF12 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PF12. Supported peripheral buses: General.
A7PF13Digital_IOSignal terminal PF13 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PF13. Supported peripheral buses: General.
A8PF14Digital_IOSignal terminal PF14 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PF14. Supported peripheral buses: General.
A9PF15Digital_IOSignal terminal PF15 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PF15. Supported peripheral buses: General.
A10PG0Digital_IOSignal terminal PG0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG0. Supported peripheral buses: General.
A11PG1Digital_IOSignal terminal PG1 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG1. Supported peripheral buses: General.
A12PG2Digital_IOSignal terminal PG2 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG2. Supported peripheral buses: General.
A13PA15Digital_IOSignal terminal PA15 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA15. Supported peripheral buses: General.
A14PA14Digital_IOSignal terminal PA14 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA14. Supported peripheral buses: General.
A15PA13Digital_IOSignal terminal PA13 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA13. Supported peripheral buses: General.
B1PC15- OSC32_OUTDigital_IOSignal terminal PC15- OSC32_OUT (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC15- OSC32_OUT. Supported peripheral buses: RTC/CLK.
B2VBATPower_InPrimary positive power supply input (VBAT) operating in the 3.3V VDD (Max 4.0V) domain (Max rating: 4.0V).
B3PG13Digital_IOSignal terminal PG13 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PG13. Supported peripheral buses: General.
B4PB8Digital_IOSignal terminal PB8 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SCL. Supported peripheral buses: UART, I2C, CAN.
B5PB6Digital_IOSignal terminal PB6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: I2C1_SCL. Supported peripheral buses: UART, I2C.
B6PD5Digital_IOSignal terminal PD5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD5. Supported peripheral buses: UART.
B7PD2Digital_IOSignal terminal PD2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD2. Supported peripheral buses: UART.
B8PC11Digital_IOSignal terminal PC11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_MISORX. Supported peripheral buses: SPI.
B9PC10Digital_IOSignal terminal PC10 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_SCK. Supported peripheral buses: UART, SPI.
B10PA12Digital_IOSignal terminal PA12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_CKUART4TX. Supported peripheral buses: UART, SPI, CAN.
B11PD6Digital_IOSignal terminal PD6 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD6. Supported peripheral buses: General.
B12PD0Digital_IOSignal terminal PD0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD0. Supported peripheral buses: General.
B13PC11Digital_IOSignal terminal PC11 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC11. Supported peripheral buses: General.
B14PC10Digital_IOSignal terminal PC10 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PC10. Supported peripheral buses: General.
B15PA12Digital_IOSignal terminal PA12 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA12. Supported peripheral buses: General.
C1PH0- OSC_INDigital_IOSignal terminal PH0- OSC_IN (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PH0- OSC_IN. Supported peripheral buses: RTC/CLK.
C2VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
C3PE4Digital_IOSignal terminal PE4 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI4_NSS. Supported peripheral buses: SPI.
C4PE1Digital_IOSignal terminal PE1 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PE1. Supported peripheral buses: UART.
C5PB5Digital_IOSignal terminal PB5 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI1_SDSPI3MOSI, SPI6MOSI. Supported peripheral buses: UART, SPI, CAN.
C6PD6Digital_IOSignal terminal PD6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD6. Supported peripheral buses: UART.
C7PD3Digital_IOSignal terminal PD3 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PD3. Supported peripheral buses: UART.
C8PC12Digital_IOSignal terminal PC12 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI3_SDUSART3. Supported peripheral buses: UART, SPI.
C9PA9Digital_IOSignal terminal PA9 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PA9. Supported peripheral buses: UART, I2C.
C10PA11Digital_IOSignal terminal PA11 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI2_WSUART4RX. Supported peripheral buses: UART, SPI, PWM.
C11PD3Digital_IOSignal terminal PD3 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD3. Supported peripheral buses: General.
C12PD1Digital_IOSignal terminal PD1 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD1. Supported peripheral buses: General.
C13PI3Digital_IOSignal terminal PI3 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PI3. Supported peripheral buses: General.
C14PI2Digital_IOSignal terminal PI2 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PI2. Supported peripheral buses: General.
C15PA11Digital_IOSignal terminal PA11 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PA11. Supported peripheral buses: General.
D1PD15Digital_IOSignal terminal PD15 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD15. Supported peripheral buses: General.
D2PD0Digital_IOSignal terminal PD0 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD0. Supported peripheral buses: General.
D3PD1Digital_IOSignal terminal PD1 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD1. Supported peripheral buses: General.
D4PE7Digital_IOSignal terminal PE7 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE7. Supported peripheral buses: General.
D5PE8Digital_IOSignal terminal PE8 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE8. Supported peripheral buses: General.
D6PE9Digital_IOSignal terminal PE9 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE9. Supported peripheral buses: General.
D7PE10Digital_IOSignal terminal PE10 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE10. Supported peripheral buses: General.
D8PE11Digital_IOSignal terminal PE11 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE11. Supported peripheral buses: General.
D9PE12Digital_IOSignal terminal PE12 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE12. Supported peripheral buses: General.
D10PE13Digital_IOSignal terminal PE13 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE13. Supported peripheral buses: General.
D11PE14Digital_IOSignal terminal PE14 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE14. Supported peripheral buses: General.
D12PE15Digital_IOSignal terminal PE15 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PE15. Supported peripheral buses: General.
D13PD8Digital_IOSignal terminal PD8 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD8. Supported peripheral buses: General.
D14PD9Digital_IOSignal terminal PD9 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD9. Supported peripheral buses: General.
D15PD10Digital_IOSignal terminal PD10 (I/O, 3.3V VDD (Max 4.0V) domain). Multiplexed alternate functions: PD10. Supported peripheral buses: General.
E1NRSTDigital_IOActive-low hardware reset terminal (NRST): pulling this pin Low resets the processor core and peripherals.
E2PC2Digital_IOSignal terminal PC2 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: PC2. Supported peripheral buses: SPI, ADC.
E3PE6Digital_IOSignal terminal PE6 (I/O, 3.3V VDD (5V-Tolerant FT) domain). Multiplexed alternate functions: SPI4_MOSI. Supported peripheral buses: SPI.
E4VSSGND0V electrical ground return terminal (VSS) for internal core logic, I/O drivers, and analog sub-blocks.
ExplorePartsPackagesMFRsUpload